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Abstract 
 
Duobinary pulse-position modulation (PPM), a novel channel coding scheme, has been 
proposed in this thesis as an alternative method of improving bandwidth utilisation efficiency 
and sensitivity over existing coding schemes such as digital PPM, dicode PPM, multiple PPM 
and offset PPM while operating over slightly or highly dispersive graded-index (GI) plastic 
optical fibre (POF) channels of limited bandwidth. Theoretical investigation based on 
simulations of mathematical models with maximum likelihood sequence detection (MLSD) at 
1 Gbps on-off keying (OOK) data shows that duobinary PPM significantly outperforms 
optimised digital PPM at low fibre bandwidths by 8.7 dB while only operating at twice the 
original pulse code modulation (PCM) data rate. It has also been shown at high fibre bandwidth 
duobinary PPM gives a sensitivity of -42.2 dBm which is favourably comparable to digital 
PPM seven-level coding sensitivity of -44.1 dBm. Results presented in the thesis also 
demonstrate that at very low normalised fibre bandwidths (below 1 and down to 0.43) 
duobinary PPM outperforms dicode PPM by 1.2 dB requiring 27 x 103 photons per pulse 
compared to 40.3 x 103 required by Dicode PPM. Due to the use of MLSD at low bandwidths, 
wrong-slot errors are completely eliminated, and the effect of erasure and false-alarm errors 
are significantly reduced thus resulting in significantly improved sensitivity.  
 
Successful VHSIC hardware description language (VHDL) and field programmable gate array 
(FPGA) implementation of duobinary PPM coder, decoder and MLSD as a single system has 
been presented in the thesis. An FPGA embedded bit error rate (BER) test device has also been 
implemented for sensitivity measurements purposes and all the designs have been tested 
successfully with back-to-back testing. A purpose-built VCSEL 850 nm wavelength based 
transceiver system has been designed and successful functional tests have been carried out. 
Maximum operational data rate of the transceiver is currently 622 Mbps to match the maximum 
operating frequency of the FPGA, however, it has the capability to operate up to 3.2 Gbps. 
Further work on receiver characterisation and slot and frame synchronisation of duobinary 
PPM is required.   
 
All the results and analyses indicate that duobinary PPM is an ideal alternative to be considered 
for highly dispersive optical channels, and performance evaluation for higher bandwidths also 
favourably compares to existing coding schemes with only twice the expansion of original 
PCM data rate.        
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Chapter 1 
1.1 Introduction 
Ever since the proposal of Digital Pulse Position Modulation (DPPM) as a very attractive 
method of modulation for optical fibre links by Garett [1] in 1983, a new window of channel 
coding techniques was opened for the research. In the original DPPM the key proposal was 
made to use the vast bandwidth that was available compared to the data transmission rates in 
the early 80s in order to significantly improve the receiver sensitivity. Hence, the DPPM 
scheme has been proposed as a method of utilising the bandwidth available in optical fibres, 
with a 5-11 dB improvement in sensitivity being achieved compared to an equivalent Pulse 
Code Modulation (PCM) system [2]. However, this improvement comes at a cost. A number 
of key PPM based coding schemes have been proposed in recent years to improve the channel 
performance while reducing bandwidth utilisation and improving sensitivity at the same time. 
Every coding scheme that has been proposed1 has advantages and improves the existing 
techniques to a certain extent. However, all the channel coding schemes inevitably come with 
their limitations as well as advantages.  
 
Some improved coding schemes have some features which make them difficult to implement 
such as increased data rate. For example, if digital PPM is used, the final data rate can be almost 
23 times that of the original PCM [1] and this makes implementation difficult by a greater order 
of magnitude. In addition, there is always room for further development regarding error 
detection and correction at the receiver as no existing PPM coding scheme is completely error 
free and the requirement of data security is ever increasing. All these have to be done without 
causing unwanted additional traffic in the channel and compromising speed thus there is a 
                                                          
1 Channel coding schemes will be discussed in detail later in Chapter 2 – Literature Review. 
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greater need for improved error detection and correction algorithm. The special mention of 
compromised data rate is relevant because some of key channel coding schemes that are 
relevant to this research project have been developed to improve sensitivity and bandwidth 
utilisation in relatively low bandwidth and highly dispersive optical fibre channels. There are 
already existing and operational channel coding schemes that are very successfully deployed 
all over the world for the fibre channel line coding purpose such as 8B/10B, 5B/6B, 7B/8B, 
9B/10B, 64B/66B etc. [3-4] where the first number signifies the original data bits and the last 
number denotes the number of bits the original data will be coded into. These are deployed in 
most fibre channels where bandwidth restriction is not much of a deterrent and the error 
detection and correction properties of these line coding schemes have significant room for 
improvement. Since the advent of fibre optic networks full deployment as digital data 
transmission medium, the actual physical optical fibre, especially the silica-glass fibre [5] types 
have gone through exponential level of improvement through research and investment. 
Therefore, even in modern day and age bandwidth, distance and speed are not something to be 
excessively concerned with when using silica based glass fibre. 
 
However, the catch is that they are expensive and the hardware required to implement the links 
and maintaining are extremely expensive compared to any other contemporary transmission 
medium. Therefore, they are only used for large scale commercial purposes such as broadband, 
telecommunication, intercontinental data channels or government projects where cost is not a 
major issue. At the turn of the century, it is fair to say that electronics and communications 
have become consumer products, thus there is a need for cheaper alternative of silica-glass 
based optical fibre links. Plastic Optical Fibre (POF) [6] has become the main alternative cost 
effective way to still have high speed networks over the last decade. POFs have wide variety 
of uses such as any short distance networks in industrial premises, manufacturing plants, 
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automobile intra-communication, home networks, high-speed media interface just to name a 
few of the highly potential future deployment. Automobile and manufacturing networks using 
POFs are very much a reality now as many robotics arms in manufacturing plants are connected 
to POF networks and the electronics, media and data in some of the most advanced cars [7] are 
delivered by POF networks. For the aviation industry, it is highly useful due to optical links 
being immune to Electro-Magnetic Interference (EMI) which can cause catastrophic issues in 
any aircraft communication system.  
 
The key attraction of POFs is that they are a much cheaper alternative to the classic glass fibre 
and the transceiver systems are significantly less complicated than its glass counterparts. 
However, all these advantages that can bring greater opportunities at low cost comes at a price. 
The bandwidth of the POF is limited compared to the glass fibre and the channel is highly 
dispersive which means that light can only travel very short distances through these channels 
before it is dispersed and detection becomes highly problematic at the receiver end. The main 
reason is that the POF is many years behind in development compared to traditional fibres as 
the use of it is becoming more and more popular only in recent years due to the exponential 
drive in consumer electronics. However, academics, engineers and manufacturing industries 
are now spending significant time and budget to improve the quality of the POFs such as 
achieving more bandwidth, less dispersion, thus improving sensitivity and many other 
features2.   
                                                          
2 Developments in Plastic Optical Fibres are discussed in greater details later in Chapter 2 – Literature review. 
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1.2 Background 
 
As the development of the physical nature of Plastic Optical Fibre (POF) is gathering pace for 
full commercialisation and consumer use, researchers are also improving the understanding of 
channel coding for this particular medium of optical communications where coding schemes 
that are high performing over very dispersive channels and utilisation of less bandwidth are 
mandatory requirements. In the initial years of POF data transmission, the Resonant Cavity 
Light Emitting Diode (RCLED) was used with a wavelength of 650nm. However, 
improvement in Vertical Cavity Surface-Emitting Lase (VCSEL) [8] means that it is currently 
the most logical transmitter to be used for POF links design.  
 
The actual POF has gone through drastic improvements over the years as well. POFs are 
currently available in 50/125 µm and 62/125 µm [6] which instantly means a major 
improvement regarding the light loss aspects for transmitter coupling and receiver photodiode 
light reception. Various channel coding schemes are in existence for optical communication 
links. Use of channel coding has also been implemented in high speed data links with various 
degree of success [9]. High-speed links typically refer to backplane or chip-to-chip 
interconnects that operate at very high data rates (~10 Gbps), low bit-error rate (~10−15) and 
with high energy efficiency [9-10]. Depending on the channel characteristics of the high speed 
optical communications link, it has similar data rates and bit-error rate as high-speed back plane 
links. POFs are highly dispersive channels thus more efficient coding scheme and error 
detection and correction algorithm required for improved sensitivity and bandwidth reduction 
for bandwidth limited POF optical channels. Many variants of PPM have been proposed for 
the required improvements over the channel [11-17] but most of them are suited for long 
distance and high-speed optical communications link where bandwidth is not a concern and 
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the channel has low dispersion characteristics. These coding schemes are not useful for 
bandwidth limited short-distance POF channels where innovative coding schemes are required 
in order to effectively use the available bandwidth while improving the sensitivity and low data 
rate. Dicode PPM operates at a speed of four times that of the original PCM because it adds 
two guard slots, thus increasing the data rate [2, 18-24].   
   
Like other technologies, scalability and speed of hardware are of great importance when 
commercial feasibility of any new technologies is concerned. System on chip (SoC) has 
become increasing popular with the increased complexity of new devices as they have certain 
advantages such as greater functionality, embedded characteristics, lower system cost, reduced 
time to market, scalability, ability to reconfigure and many more. VHSIC hardware description 
language (VHDL) is a C program based field programmable gate array (FPGA) simulation and 
programming software [25] that is perhaps the most popular complex high speed processor 
level programming software that is available for the engineers and researchers for any SoC 
designs. Signal integrity of high speed communication signals can be maintained due to the 
package size, many useful features such as Phase-locked Loops (PLL) are readily available in 
the FPGA which can be very easily programmed for operations such as clock division, clock 
extraction, clock generation and regeneration or any type of timing events that may be 
necessary for the transceiver designs and the complete coder, decoder, MLSD, Bit Error Rate 
Test circuits, Analogue to Digital (ADC) or Digital to Analogue (DAC) conversions that may 
be required by any coding schemes. FPGA implementation of the complete coding scheme is 
the future of optical data transmission.   
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Duobinary Pulse Position Modulation (DuoPPM) has been proposed as an alternative novel 
coding scheme which manifests many advantages over currently existing PPM formats 
according to the preliminary results obtained from theory and simulations [26-27]3. It combines 
the bandwidth reduction of the three-level duo-binary code with the dispersion characteristics 
of conventional PPM. This coding scheme is intended to be implemented using VHDL (VHSIC 
hardware description language) and an FPGA (Field-programmable gate array) over plastic 
optical fibre (POF) thus making it an ideal SoC candidate with all the advantages that come 
with the SoC technologies. DuoPPM intends to run at the speed twice that of the original PCM 
with zero guard slots and with improved sensitivity and MLSD algorithm.    
 
Nevertheless, if the preliminary promises of this new coding scheme are fulfilled upon 
successful implementation, it may be adapted to high-speed optical communications links 
potentially exceeding the speed of 10 Gbit/s. In addition to further reduction in bandwidth and 
greater dispersion characteristics, a novel MLSD error detection and correction algorithm will 
be implemented that completely eliminates wrong-slot errors and reduces the effects of false 
alarms and erasures and these performance improvements will be achieved only with twice the 
data rate of the original PCM. A cost effective VCSEL 850 nm wavelength based laser 
transceiver will be designed to form a single communication link with the FPGA development 
board for practical implementation of the DuoPPM coding scheme. The designed transceiver 
can also be easily used for Free Space Optical Communications (FSO) with few modification 
of the power and safety parameters.   
                                                          
3 Published papers and papers submitted for publication that are being reviewed are listed in Appendix 1.  
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1.3 Aim and Objectives 
1.3.1 Aim 
The main aim of the research has been to develop, analyse and verify the coding methods and 
Maximum Likelihood Sequence Detection (MLSD) of Duobinary Pulse Position Modulation 
(DuoPPM) through three key stages: Mathcad modelling and simulations, VHDL and FPGA 
implementation of the coding scheme and finally design and implement VCSEL 850 nm based 
transceiver to be used with Plastic Optical Fibre (POF) channel for DuoPPM.  
 
1.3.2 Objectives 
The following objectives have been achieved during the course of the research: 
 
 A wide ranging research has been undertaken to gather information about the relevant 
literature of channel coding schemes, specifically the channel coding schemes that are 
used for highly dispersive POF links. The main reason to carry out this exercise was to 
understand the advantages and limitations of the currently researched schemes and to 
be able to make comparisons of how these can be improved with the proposed novel 
DuoPPM.  
 
 The second objective was to create a Mathcad4 simulation model that closely resembles 
a POF link in terms of bandwidth and dispersion which was then to be used to simulate 
the DuoPPM to obtain the theoretically simulated confirmations of the viability and 
performance improvements of DuoPPM over comparable coding schemes. Mathcad 
software simulations obtain theoretically simulated sensitivity of the DuoPPM and 
                                                          
4 Mathcad trademark of PTC Corporation. 
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compares with relevant POF coding schemes as well as the performance analysis of the 
MLSD of the DuoPPM itself. 
 
 A complete design solution of the DuoPPM system need to be designed using VHDL 
programming language and Altera™ Quartus II software solution. The designs are to 
be tested for functional output verifications, and thereafter for timing analyses of the 
internal and external signals to ensure all the signals are in correct phase to produce the 
required outputs that have been verified by functional simulations when the designs are 
programmed on to a Field Programmable Gate Array (FPGA). 
 
 Terasic™ DE2-115 FPGA5 development board has been used to implement the VHDL 
designs for FPGA. It uses Cyclone™ IV E series FPGA EP4CE115F29C7N. The 
complete design will include: FPGA clock control block, Phase-locked Loop (PLL) for 
clock generation, division and recovery, Pseudo Random Binary Sequence (PRBS) 
PCM data generation, DuoPPM encoder, MLSD implementation and decoder, and 
finally a Bit Error Rate Test (BERT) system which will regenerate the original sent 
PRBS data sequence and use logic gates to check if any errors have occurred by 
comparing the original sequence with the regenerated data sequence. 
 
 Transceiver design of the DuoPPM needs to be completed to operate over a highly 
dispersive POF link.  VCSEL of 850 nm wavelength to be used to the transmission of 
data. As slightly higher power is required for the transmission, the VCSEL driver has 
been equipped with safety features such as over-current and over-power protection and 
constant VCSEL power so that regardless of any loss of power the receiver sensitivity 
will remain constant. The photodiode (PD) receiver to be used with Transimpedance 
Preamplifier (TIA) and Limiting Amplifier (LA) for the receiver.
                                                          
5 Terasic develops FPGA development boards for Altera Corporation FPGAs. 
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1.4 Thesis Organisation and Structure 
 
The thesis has been organised and structured in a clear and coherent manner which makes it 
very easy to follow from the beginning to end. Footnotes have been added wherever necessary 
to provide further relevant information and clearly organised appendices have been provided 
after the conclusions of the main sections for further relevant and significant information. 
Appendix 1 is a very important part of the thesis as it contains two published papers on the 
research carried out and another paper [27] that has been submitted for publication to IET 
Optoelectronics journals.  Two further papers are currently being written on the tasks 
completed for chapter 7, and 8 which will be completed shortly after submission of the thesis. 
Clear guidance is given in the chapters of the thesis regarding which publications they 
correspond to. 
 
The thesis has been divided into 10 chapters and a brief description of what each chapter 
contains is given in the following points: 
 
 Chapter 1 an introduction and background of the research project along with aims and 
objectives. It also provides a description of how the thesis is structured and the 
publications made by the author during the research project. 
 Chapter 2 contains a literature review for the project. Some of the key research papers 
that have been reviewed are: relevant digital PPM based coding schemes, Plastic 
Optical Fibres (POF) and their physical properties and applications, VHDL and FPGA 
programming techniques, VCSEL transceiver designs for both POF and FSO links, Bit 
Error Rate Test (BERT) methods, Power Spectral Density (PSD) analysis, clock 
recovery systems for self-extracting coding schemes. 
 Chapter 3 gives an overview of DuoPPM coding scheme. It shows how the data is coded 
and decoded and the theory of the errors that can occur in this coding scheme. 
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 Chapter 4 and 5 contain detailed analyses of how the MLSD of the DuoPPM has been 
developed and insight into the sequence correction procedure that needs to employed 
in case any errors in a sequence are detected.  
 Chapter 6 explains the Mathcad modelling and simulation results of DuoPPM. 
 Chapter 7 describes the VHDL designs of the complete DuoPPM system with both 
functional and timing analyses of all the designed circuit blocks. It also provides the 
results of FPGA implementation of the VHDL designs with final output waveforms 
shown from the oscilloscope for DuoPPM system. 
 Chapter 8 details the transceiver design procedure and calculations for VCSEL POF 
transceiver that has been designed along with output waveforms. 
 Chapter 9 discusses the complete thesis, and chapter 10 concludes the thesis with 
suggestions for further work that should be carried out to enhance the performance and 
practicality of DuoPPM coding scheme. 
 
The appendices have six main parts and they are well structured. Appendix 1 contains all the 
published works along with the papers that have been submitted for publications and are 
currently being reviewed. Appendix 2 contains the Mathcad simulation model code of the 
DuoPPM and the relevant tables and graphs that may be of interest to the readers. Appendix 3 
lists all the VHDL code and schematic diagrams that make the DuoPPM system in its entirety. 
Appendix 4 provides diagrams, PCB designs and other relevant information for the Transceiver 
designs. Appendix 5 contains the theoretical error sequences for the coding scheme that have 
been analysed to achieve the MLSD algorithm which has been implemented. Datasheets for 
VCSEL transmitter and receiver, and all the packaged ICs are provided at the very end of the 
thesis. A project Gantt chart has been provided in appendix 6.  
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1.5 Conclusions 
 
In conclusion, an introduction to the thesis and the work completed for the project has been 
provided in this section. Background and brief literature about the key topics such as optical 
fibre and plastic optical fibre communications, channel coding schemes for dispersive and 
bandwidth limited channels, optical fibre links design, VHDL programming and FPGA 
implementation have also been provided. These key literature and research will be presented 
in more detail in the following chapter 2. The key aims and objectives for the thesis have been 
clearly stated and the organisation of the thesis through each chapter has been described in 
order to make it easier to follow and read the contents presented in the thesis.  
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Chapter 2 
Literature Review 
2.1 Pulse Position Modulation (PPM) 
 
Pulse Position Modulation (PPM) schemes have been established as a leading method of 
utilising bandwidth available in the optical fibres, with significant improvement in sensitivity 
compared to equivalent pulse code modulation (PCM) [1, 11-13]. Various schemes of PPM 
have been proposed and investigated in recent past for use in optical communications links [1, 
11-17]. The final data rate of some PPM systems can be almost 23 times that of the original 
PCM [2], thus making implementation difficult and expensive. Some of these PPM schemes 
can be attractive and suitable to implement for use in glass fibre or direct line of sight networks 
where bandwidth is not a concern, but unfortunately these optical communications links are 
expensive and not suitable for everyday use such as home networks, industrial networks and 
many other potentially direct consumer applications. 
 
Monomode fibres are being used for many applications, as they offer greater repeater spacing 
and the possibility of upgrading the system in future by multiplexing at a higher bit rate [1]. 
However, PCM systems do not exploit the bandwidth shown by experimental monomode fibre 
links near the wavelength of minimum chromatic dispersion, which is orders of magnitude 
greater than that required for binary PCM systems at any data rate proposed for operational 
systems. Various PPM coding schemes have been investigated in order to effectively use 
available fibre bandwidth to improve channel performance in terms of sensitivity while 
reducing the complexity of the receiver design.
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2.2 Existing Channel Coding Schemes 
2.2.1 Digital Pulse Position Modulation 
 
Digital PPM is one of the earliest coding schemes that was investigated and analysed by Garrett 
et al. [1, 11-13]. They have shown that the abundance in bandwidth available in the best 
monomode fibres may be exchanged for improved receiver sensitivity by employing digital 
PPM. It was shown for a 50 Mbit/s, 1.3 µm wavelength digital PPM system that provided the 
fibre bandwidth is several times that of the data rate, digital PPM can outperform commercially 
available PIN-BJT binary PCM systems [13]. The work was analysed for digital PPM systems 
operating over slightly dispersive optical channels using direct detection PIN-FET receivers 
and coherent receivers. They showed that there was a 5-11 dB theoretical improvement in 
sensitivity compared to standard Non-Return to Zero (NRZ) On-Off Keying (OOK) data. In 
digital PPM, M bits of information are transmitted using a single pulse by positioning it in one 
of 2M time slots, figure 1 [1].  
 
Fig. 2.1: Conversion of 4 bits of PCM (top trace) to digital PPM (bottom trace). 
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There is a significant improvement in sensitivity over NRZ OOK because a single pulse is used 
to transmit M bits of information. Therefore, by virtue of the lower mark: space ratio, increasing 
M means improving the sensitivity. However, in order to synchronise equivalent data 
throughput with NRZ OOK, the same amount of data must be transmitted within the same time 
frame. Therefore, for a data time frame of MTb, where Tb is the bit period, there must be 2
M 
PPM time slots which means that the PPM slot rate is 2M/M faster than the PCM bit rate in 
order to maintain the same information throughput. This large bandwidth expansion can make 
the final line rate prohibitively high. 
 
2.2.2 Multiple Pulse Position Modulation (MPPM) 
 
Sibley and Nikolaidis [28-30] have investigated Multiple Pulse Position Modulation (MPPM) 
for dispersive optical channels, however, MPPM was first proposed by Sugiyama and Nosu 
[31] as a viable method to improve the bandwidth utilisation efficiency in optical PPM. By 
virtue of the coding technique as shown by them, MPPM optical pulses are transmitted in 
multiple slots in one single block as shown by the figure 2.2 below [28].   
 
Fig. 2.2: Conversion of PCM (top trace) to multiple PPM double pulses per frame (bottom 
trace). 
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 This method reduces the required transmission bandwidth in optical PPM to about half with 
the same transmission efficiency, thus increasing the band-utilisation efficiency. Sibley 
analysed and presented results of MPPM when operating over graded-index plastic optical 
fibre. It showed that the MPPM is one of the most bandwidth-efficient PPM coding schemes 
as it offers the sensitivity of digital PPM without the large bandwidth expansion. This scheme 
uses a number of pulses in a frame, with the pulse positions being determined by the original 
PCM word. Figure 2.2 (in previous page) shows (12/2) multiple PPM in which a 12-slot frame 
uses two data pulses to code 6 bits of PCM. Linear mapping is used in this instance and so the 
PCM word 000000 translates to pulses in slots 1 and 2 – referred to as 1,2 – whereas the PCM 
word 010001 results in 2,9. The line rate for this (12/2) code is twice that of the PCM. Further 
reductions can be achieved by using higher order codes [31] such as (15/4) which can code 10 
bits of PCM resulting in a line rate of 1.5 times the PCM rate. 
   
Sugiyama and Nosu [31] analysed the error performance and introduced the maximum 
likelihood detection (MLD) scheme and the prediction of error performance was simplified by 
the use of bounds. They concluded that multiple PPM is more efficient than digital PPM in 
terms of power and bandwidth utilisation. The best predicted sensitivity was 0.58 bits/photon 
compared to 0.5 bits/photon for digital PPM (both operating at an error rate of 1 in109). MPPM 
suffers from the usual PPM errors such as wrong-slot, erasure and false alarm errors due to 
either dispersion of the photons through the transmission channel or optical pulse detection 
errors at the receiver end or it may also be a combination of both and suitable MLSD can be 
applied to improve the sensitivity of MPPM. 
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2.2.3 Dicode Pulse Position Modulation (DiPPM) 
 
Sibley and Charitopoulos [2, 18-24] proposed DiPPM which is another highly bandwidth-
efficient PPM scheme that has been investigated and analysed extensively in recent years. This 
coding scheme combines dicode, a tertiary code sometimes used in magnetic recording, and 
digital PPM to form dicode PPM. They showed that DiPPM gives receiver sensitivity greater 
than digital PPM while operating at only four times the original data rate when coded with two 
guard slots and two times the original data rate when coded without the guard slots. The 
bandwidth efficiency of this coding scheme can be particularly useful when operating over 
band-limited channels such as plastic optical fibres. They showed that a high fibre bandwidth 
dicode PPM system can give sensitivities of -50.44 dBm and -44.27 dBm when operating with 
155.52 Mbit/s and 1 Gbit/s PCM data rate, respectively, compared to typical PCM sensitivities 
of -38 dBm and -28 dBm. They also showed that DiPPM outperforms digital PPM at low fibre 
bandwidths by 3.02 dB. 
 
In DiPPM coding scheme, both data transitions from logic zero to logic one and logic one to 
logic zero are coded as pulses in DiPPM slots SET and RESET respectively as shown in figure 
2.3 (following page) [2], a zero signal (no pulses in either SET or RESET slots of the DiPPM) 
is transmitted if there is no change in the PCM signal. In DiPPM, these SET and RESET signals 
are converted into two pulse positions in a data frame. Thus a PCM transition from zero to one 
produces a pulse in slot S and a one to zero transition generates a pulse in slot R. In case of 
constant PCM data of either 1 or 0, no signal is transmitted. Although two guard slots have 
been used in this system, to reduce the effects of inter-symbol interference (ISI), this depends 
on the channel characteristics. If there is minimal inter symbol interference (ISI), zero guard 
slots could be used [32]. 
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 Fig. 2.3: Conversion of PCM data (top trace) into DiPPM. 
 
 
 Table 2.1: DiPPM symbol alphabet and probability. 
 
2.2.4 Offset Pulse Position Modulation (Offset PPM) 
 
One of the forerunners of research into restricted bandwidth coding schemes to improve 
performance and sensitivity Sibley [33-34] also proposed offset-PPM that offers increase in 
sensitivity over digital PPM and operate at half the line rate of digital PPM. Table 2.2 [33] in 
the following page how the offset coding scheme works with 3-bits of PCM input data and how 
3-bit PCM data is coded into offset PPM word and compares that with the digital PPM word. 
Sibley showed that below 100PCM the scheme is similar to digital PPM except that no pulse is 
transmitted for 000PCM. When 100PCM is reached, the ‘sign’ bit is introduced and coding 
continues as before. In effect the most significant bit (MSB) (the sign bit) shows whether the 
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offset is to be taken from 000PCM or 100PCM. In this way the line rate of offset PPM is exactly 
half that of digital PPM. It might initially be thought that there is a drop in sensitivity because 
some frames contain two pulses instead of just one for digital PPM; however, as Sibley showed, 
this novel technique offers a better performance than digital PPM when operating over highly 
dispersive channels. 
 
 
 Table 2.2: Coding table from original PCM to offset PPM and digital PPM when coding three 
bits of data. 
A comparative generation of digital PPM, multiple PPM and dicode PPM from PCM data is 
shown below in figure 2.4 [18]. 
 
 Fig. 2.4: Generation of (a) digital PPM, (b) multiple PPM and (c) dicode PPM from PCM 
data. 
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2.2.5 Differential PPM and Overlapping PPM 
 
The last three decades significant amount of research has been conducted to overcome the 
various difficulties of digital pulse-position modulation (PPM) and the trend is to continue in 
order to find more suitable solutions. Digital PPM uses one pulse in one frame and requires a 
large number of slots to transmit one code word. Increasing the number of slots narrows the 
pulse width and that expands the bandwidth. Making a trade-off between bandwidth, line rate, 
and sensitivity becomes difficult as has been discussed in the earlier sections. Other than 
multiple PPM and dicode PPM many alternative coding systems have been proposed including 
differential PPM [16, 35] and overlapping PPM [17]. All of these aim to reduce the line rate 
while maintaining the receiver sensitivity. 
 
Zwillinger [16] and Shiu and Kahn [35] proposed differential PPM coding scheme which can 
have a higher throughput of data than digital PPM because its line rate can be less than an 
equivalent digital PPM system. This increase in throughput comes from reducing the word 
length by suppressing the empty slots following a pulse. This results in a word that varies in 
length but whose average is less than the equivalent digital PPM word. An example of 
differential PPM coding is given in the table 2.3 below [35]. 
 
Source Bits Corresponding  
4-PPM Chips  
(nominal mapping) 
Corresponding  
4-DPPM Chips  
(nominal mapping) 
Corresponding  
4-DPPM Chips  
(nominal mapping) 
00 1000 1 0001 
01 0100 01 001 
10 0010 001 01 
11 0001 0001 1 
 
Table 2.3: Mapping examples between source bits and transmitted chips of 4-PPM and 4-
DPPM6. 
                                                          
6 DPPM here denotes Differential PPM, not to be confused with digital PPM. 
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Shalaby [17] also proposed a direct-detection optical code-division multiple access (CDMA) 
systems employing overlapping PPM (OPPM). In overlapping PPM, described by Shalaby, 
adjacent pulse positions are allowed to overlap, resulting in a line rate reduction. Shalaby 
restricted the upper and lower bound for the overlapping index such that overlapping PPM 
outperformed digital PPM. The performance characteristics were compared to optical CDMA 
systems employing traditional ON-OFF keying (OOK) and PPM schemes. Using OPPM it was 
shown that under fixed data rate and chip time, the OPPM-CDMA system outperforms both 
traditional OOK and PPM systems. Shalaby also showed that the throughput limitation of 
OPPM-CDMA is almost 6.7 times greater than that of OOK-CDMA. 
 
2.2.6 M-Ary PPM, Reed-Solomon Coded PPM and Binary 
PPM 
Alternative methods of PPM have also been investigated for free-space optical (FSO) links. 
Coding schemes such as M-ary PPM [36], Reed Solomon coded PPM [37], Binary PPM [38] 
have been proposed for FSO links for improved performance over existing modulation 
techniques.  
 
Yan et al. [36] proposed M-ary PPM to improve the performance of a FSO communication 
system which is limited by light intensity fluctuations induced by atmospheric turbulence by 
using Forward Error Correction (FEC). They showed that power-efficiency of PPM scheme 
can be effectively employed in FSO systems to improve performance. The FEC scheme for M-
ary PPM is based on Reed-Solomon (RS) codes. It was shown that FEC can reduce the required 
average signal light intensity for a high bit rate FSO system to keep a bit error rate (BER) below 
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1x10-9, and that with the FEC scheme, the system is tolerant of the noise resulting from a 
background light that is stronger than the desired signal light. 
 
Atmospheric attenuations and weather dependence remain major hurdles in the wide scale 
acceptability of the FSO communications technology. Muhammad et al. [37] proposed 
performance enhancement using higher state modulation schemes (i.e. 16 and 256-PPM) which 
promise a gain up to 25 dB when combined with Reed-Solomon (RS) codes and the results 
were compared to the widely used 2-state modulation mechanism. It was shown that the RS-
coded PPM is an extremely robust and well-performing coded-modulation scheme for future 
FSO systems using a novel approach to terrestrial FSO channel modelling. 
 
Kim [38] proposed the combined Binary Pulse Position Modulation (BPPM)/Biorthogonal 
Modulation for the direct-sequence Code Division Multiple Access (CDMA) systems in 1999. 
In direct comparison with M-ary orthogonal modulation the results of BPPM were found to be 
near identical, however, BPPM has the advantage of a much simpler receiver structure thus 
reducing complexity. Tahir et al. [39] also conducted simulations on BPPM in FSO 
communication systems in both weak and strong atmospheric turbulence to analyse the 
performance in terms of Bit Error Rate (BER) and eye diagrams with an Avalanche Photodiode 
(APD) receiver. In BPPM two bits are transmitted in block instead of one at a time and this 
block is called the BPPM frame. Their simulation results were encouraging as they matched 
the ideal calculated results.  
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2.3 Errors in PPM 
In common with digital PPM, most of the PPM schemes are subject to three main error sources 
[32].  
 
Erasure error where, due to negative noise spike, the amplitude of the pulse falls below the 
detection threshold. It occurs whenever noise destroys the pulse thus preventing detection. The 
probability of an erasure error 𝑃𝑟, assuming the receiver output noise voltage is a Gaussian 
random variable is  
𝑃𝑟 = 0.5𝑒𝑟𝑓𝑐 (
𝑄𝑟
√2
)    (2.1) 
Where Qr
2 is,  
𝑄𝑟
2 = (
(𝑉𝑝−𝑉𝑑 )
2
<𝑛0(𝑡)2>
)    (2.2) 
 
In the equation 2.2 above, < 𝑛0(𝑡)
2 > is the mean square receiver output noise, 𝑉𝑑 is the 
receiver output at the threshold crossing time 𝑡𝑑,  and  𝑉𝑝  is the peak receiver output at time 𝑡𝑝  
[32]. 
 
Wrong-slot error where, due to noise, the rising edge of the pulse is shifted into either the 
preceding or following slot, (the impact of this is pattern dependent). It occurs when noise on 
the leading edge of the pulse produces a threshold crossing in the time slot immediately 
preceding or following that containing the pulse. The probability of a wrong slot error,𝑃𝑠, is 
given by 
𝑃𝑠 = 𝑒𝑟𝑓𝑐 (
𝑄𝑠
√2
)    (2.3) 
Where Qs
2 is,  
𝑄𝑠
2 = (
𝑡𝑠
2
)
2
(
1
<𝑛0(𝑡)2>
) (
𝑑𝑉0(𝑡)
𝑑𝑡
|𝑡𝑑)
2
 (2.4) 
and 𝑡𝑠 is the slot time [32] 
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False-alarm error, where, due to a positive noise spike, the detection threshold is crossed in 
an empty slot that, depending upon the actual slot, may lead to a decoding error. It occurs when 
noise causes a threshold violation in a slot in which no pulse is present. The probability of this 
happening in a given timeslot is  
𝑃𝑓 = 
𝑡𝑠
𝜏𝑅
𝑒𝑟𝑓𝑐 (
𝑄𝑓
√2
)    (2.5) 
 
Where Qf
2 is,  
𝑄𝑓
2 = (
(𝑉𝑑−𝑉𝑜𝐼𝑆𝐼 )
2
<𝑛0(𝑡)2>
)    (2.6) 
 
𝑡𝑠
𝜏𝑅
 is the number of uncorrelated samples per time slot and is the time at which the 
autocorrelation function of the receiver filter has become small [32]. 
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2.4 Maximum Likelihood Sequence Detection (MLSD) 
 
Applying Maximum Likelihood Sequence Detection (MLSD) techniques [40] to non-directed, 
indoor, FSO channels has been considered in recent work [18, 24, 26-27, 33], because sequence 
errors result from the large degree of Intersymbol Interference (ISI) introduced by these 
channels. In an MLSD scheme, only certain words or sequences are used for data transmission. 
At the receiver, the detected data word is compared to all valid words to find a match. If noise 
and ISI corrupt the received word so that it is invalid, the MLSD decoder determines the most 
likely word and uses that to generate the decoded data. Sibley [18] showed for dicode PPM 
system that using MLSD algorithm completely eliminates wrong-slot errors, and reduces the 
effects of false alarms and erasures. 
 
MLSD has also been considered and applied to other modulation codes operating over free 
space channels, such as differential PPM [16], Pulse-Interval Modulation (PIM) and Dual-
Header PIM (DH-PIM). Simple alternatives to MLSD such as Trellis-coded modulation and 
decision-feedback equalisation [41-42] have also been proposed but MLSD is very simple to 
implement thus simplifying decoder design. 
 
Sibley showed that implementing a novel MLSD algorithm in dicode PPM system, operating 
over dispersive medium such as graded-index POF (GI-POF), with a wide-bandwidth receiver 
and classical matched filter corresponds to a 12.2 dB increase in sensitivity compared to a 
dicode PPM system without MLSD. 
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2.5 Channel Bandwidth and Attenuation Characteristics 
 
In optical communications links, the optical fibre provides the transmission channel. The fibre 
consists of a solid cylindrical core of transparent material, surrounded by a cladding of similar 
material [42]. Light waves propagate down the core in a series of plane wavefronts i.e. modes. 
For this propagation to occur, the refractive index of the core must be larger than that of 
cladding and there are two basic structures which have this property: Step-Index (SI) and 
Graded-Index (GI) fibres. Multi-mode (MM) fibres allow many modes to propagate and single-
mode (SM) fibres only allow one mode to propagate. Step-index types are generally available 
as both MM and SM fibres; although graded-index fibres are normally MM, some SM fibres 
are available. The three fibre types, together with their respective refractive index profiles are 
shown below in figure 2.5 [43]. In the figure, n is refractive index of the material, the cross-
hatched area represents the cladding, the diameter of which ranges from 125 µm to a typical 
maximum of 1 mm. The core diameter can range from 8 µm, for some fibres, up to a typically 
50 µm for large core MM fibres.  
 
 Fig. 2.5: Typical refractive index profiles of (a) graded-index multimode, (b) step-index 
multimode-mode, and (c) step-index single mode fibres.  
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Nowadays most of the optical fibres in use are made of either silica glass (SiO2) or 
plastic/polymer. The change in refractive index, between the core and cladding, is achieved by 
the addition of certain dopants to the glass; all-plastic fibres use different plastics for the core 
and cladding. All-glass, SM fibres exhibits very low losses and high bandwidths, which make 
them ideal for use in long-haul telecommunications routes. Unfortunately such fibres are 
expensive to produce and so they are rarely used in short-haul (less than 500m length) industrial 
links. 
 
The fibres with large core, for use in medical and industrial applications, and also for home 
and office networking nowadays, are generally made of plastic, making them more robust than 
all-glass types and much cheaper to manufacture. However, the very high attenuation and low 
bandwidth of these fibres tend to limit their use in communications links. Medium-haul routes, 
between 500 m and 1 km lengths, generally use plastic cladding/glass core fibre, otherwise as 
Plastic Clad Silica (PCS). All-plastic and PCS fibres are almost exclusively step-index, multi-
mode types. 
  
Fig. 2.6: Attenuation and wavelength characteristic of a silica-based glass fibre [42].
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The attenuation and bandwidth of an optical fibre determines the maximum distance that 
signals can be transmitted. Attenuation is usually expressed in dB/km, while bandwidth is 
usually quoted in terms of the bandwidth length product, which has units of GHz km, or MHz 
km [42]. Attenuation also depends on impurities in the core and so the fibre must be made from 
very pure materials. To some extent bandwidth also depends on the core impurities; however 
the bandwidth is usually limited by the number of propagation modes. This explains why single 
SM fibres have a very large bandwidth. 
 
2.6 Plastic Optical Fibre (POF) 
 
All-plastic fibres are exclusively of the MM step-index type with large core and cladding 
diameters.  These fibres are usually cheaper to produce and easier to handle than the 
corresponding silica-based glass variety. However, their performance (especially for optical 
transmission in the infrared) is restricted, giving them limited use in communication 
applications. All plastic fibres, however, generally have large numerical apertures which allow 
easier coupling of light into the fibre from a multimode source [42-43]. Early plastic fibres 
fabricated with a Polymethyl Methacrylate (PMMA) and a fluorinated acrylic cladding 
exhibited very high losses but with subsequent development in the fabrication process losses 
as low as 110 dB/km were achieved in the visible wavelength region. These all-plastic fibres 
exhibit both intrinsic and extrinsic loss mechanisms including Rayleigh scattering which 
results from density fluctuations and the anisotropic structure of the polymers. 
 
In recent years, there has been increasing interest for using perfluorinated graded-index (GI) 
POF (PF-GI-POF) for high-speed ≥10-Gb/s short-reach applications such as low-cost 
interconnects in data centres, local area networks (LAN), and supercomputers. For such 
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applications, MM fibres (MMF) are preferred above SM fibres (SMF) due to their large core 
diameter and numerical aperture. Especially the PF-GI-POF, with core diameters of 50-62.5µm 
up to 120 µm, is very attractive for such applications. Due to the large alignment tolerances in 
transceiver components and fibre splices, the PF-GI-POF is attractive for in-building networks 
as its installation is easy and low cost [44-45]. 
 
Plastic-clad fibres are multimode and have either a SI or a GI profile. They have a plastic 
cladding (often a silicone rubber) and a glass core which is frequently silica. The PCS fibres 
exhibit lower radiation-induced losses than silica-clad silica fibres and, therefore, have an 
improved performance in certain environments. 
 
 
 Fig. 2.7: Attenuation characteristics of POF and silica fibre [46]. 
 
In PCS fibres, the main absorption peaks are due to the O-H bond resonance, identical to all 
glass fibres, and the C-H bond resonances are due to the plastic cladding. The net result is that 
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PCS fibres exhibit a transmission window at 870 nm with a typical attenuation of 8 dB/km, so 
PCS links can use relatively cheap near infrared light sources. In view of the relatively low 
attenuation, and the fact that PCS fibre is SI MM, most PCS links are dispersion limited rather 
than attenuation limited. All-plastic fibres exhibit very high attenuation due to the presence of 
C-H bonds in the core materials. These bonds result in a transmission window at 670 nm, with 
a typical attenuation of 200 dB/km. As well as the high attenuation peaks caused by the 
complex C-H bonds, there's a large amount of Rayleigh scattering in all-plastic fibres. This is 
due to scattering from the large chain molecules that make up the materials. Although plastic 
fibres exhibit very low bandwidth-length products and very high attenuation, there is 
considerable interest in using such fibres for localised distribution systems and computer 
installations [42]. 
 
2.7 Potential Future Applications of the Research 
 
DuoPPM operates at only two times faster than that of the original PCM data rate [26], thus 
reducing the bandwidth, making it a potentially attractive coding scheme for plastic optical 
fibre (POF) which suffers from low bandwidth; and high dispersion and attenuation because of 
the material [42-46]. Due to significant research and development in the material and 
fabrication of POF, it is fast becoming a consumer product, with applications such as low-
speed, short distance (up to 100 meters) home media appliances, home networks, industrial 
networks, car networks, VoIP, IPTV, HDTV where the requirement for a relatively high-speed 
central distribution network inside buildings and homes is emerging. Siemens AG (2007) [46] 
claimed to successfully achieve 1 Gbit/s data rate over POF for 100 meter long distance using 
quadrature amplitude modulation (QAM). This claim may prove to be significant as it proves 
that with the rapid development in POF material and related technologies, it can achieve 
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sufficiently high bandwidth to cater for increasingly high speed consumer demands. The 
authors propose that further bandwidth reduction is achievable by combining duo-binary 
coding technique, first invented by Lender [47-50] in 1963, with dibit PPM. Sinsky et al (2005) 
[10] presented that high-speed data transmission is achievable using this three-level correlative 
coding technique by reducing bandwidth of transmission. Using similar technique shown by 
Cryan and Sibley (2006) [32], by moving from slope detection to central decision detection, 
dibit PPM receiver can be significantly simplified with equivalent sensitivity performance in 
the higher fibre bandwidths and considerably improved performance at lower bandwidths. 
 
As discussed earlier, today plastic fibres are mostly used for very-short distance 
communication systems, such in a car. One of the main advantages of plastic fibre is ease of 
connection but it has yet to prove itself in terms of cost, bandwidth, and attenuation and long 
term thermal stability. General Motors and Daimler-Chrysler are developing plastic fibre-based 
automotive radio, video and data distribution systems such as D2B (domestic digital bus) for 
use in cars, the next generation of aircraft may opt for plastic fibre for rear-back video 
distribution. Any use of optical fibre in an aircraft offers massive weight saving over the 
equivalent copper cable solution [7, 45]. 
 
There is considerable interest in using POFs for localised distribution systems and computer 
installations. Due to the large alignment tolerances in transceiver components and fibre splices, 
the PF-GI-POF is attractive for in-building networks as its installation is easy and low cost; 
they are also commonly used for much higher-speed applications such as data centre wiring 
and building LAN wiring. Faster and more cost effective industrial automation and distribution 
networks can also be realised with POFs. 
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As the number of new services offered is increasing rapidly, such as VoIP, IPTV and HDTV, 
the need for a central distribution network inside buildings and homes can be effectively 
catered for using POFs. These networks will ideally combine large bandwidth with robustness, 
easy installation and cost effectiveness.  This network should not only be able to distribute 
various new services, but also traditional ones such as CATV, voice telephony, high-speed 
internet, etc., making transparency also an important issue to consider. Particularly, plastic 
optical POF is attractive because it is easy to install due to its large core diameter. Moreover, 
POF offers large flexibility and ductility, which further reduces installation costs in often less 
accessible customer locations. The large diameter of POF allows relaxation of connector 
tolerances without sacrificing optical coupling efficiency. This simplifies the connector design 
and permits the use of low cost plastic components [44]. 
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2.8 VHDL Programming and Design Methodology 
 
It has been stated in section 1.3 that one of the key goals of the research is to develop the 
required system using VHSIC Hardware Description Language (VHDL), and implement the 
designs on to a Field Programmable Gate Array (FPGA) thereafter. Therefore, this section 
briefly describes the need for HDLs, design methodologies and hierarchies used to reduce 
complexity in VHDL, different VHDL models; and the design methodology used for this 
project in particular. 
 
2.8.1 Designing on Multiple Levels 
 
VHDL does not restrict the designers to use the same design level at all times unlike some other 
HDL software that are currently available commercially. The HDL designs are achievable on 
multiple levels and depending on the size, complexity or any other given requirements and 
specifications required and dictated by the designs, a system designer can choose to work on 
any level that fits. The key levels of design available in the VHDL are given below [51]. 
 
 System level. 
 Algorithmic, or behavioural level. 
 Data flow, or Register Transfer (RTL) level.  
 Gate level. 
 Switch, or transistor level. 
 Electrical, or continuous mode (integral-differential) level. 
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2.8.2 VHDL Design Management 
 
VHDL has clear and well defined design management structure that is easy to follow and 
intuitive in nature. It satisfies all the requirements of complex designs such as this DuoPPM 
system with highly structured design management. A VHDL design management structure 
is shown in the figure 2.8 below [51]. 
 
Fig. 2.8: Design structure flow diagram of VHDL capabilities. 
It is clear from the diagram above that there is support for both hardware and software 
capabilities on equally structured level and every aspect of a design is separated thus making 
design changes and debugging simpler tasks. 
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2.8.3 Design Methodology 
 
Both top-down and bottom-up design methodologies are available in the software design 
process. Top-down design flow of VHDL (shown in figure 2.97 [52]) will seek to solve the 
problem by deconstruction from system level to gate level, or electrical, or continuous mode 
(which could include layout), whereas bottom-up design will seek to solve it by building up 
the system in reverse manner to that of top-down flow or, in extremis, from level 6 (full custom 
design).'This project has been completed using top-down methodology. As Sjoholm & Lindh 
[51-52] mention that the design methodology which most people now given prominence to and 
try to follow is top-down. Bottom-up approach to the design could also be implemented 
depending on the design of the circuit. Following are the few key advantages of the top-down 
design methodology. 
 
 It can handle significantly complex designs. 
 Due to built-in features the designs times are significantly reduced.  
 Increased quality of the designs. 
 Rapid prototyping with FPGA is a very attractive feature. 
 Recyclability is increased. 
 
Verification of designs are also integrated in the top-down design flow structure in VHDL and 
they are as follows:   
 Behavioural model. 
 Register Transfer Level (RTL) VHDL model 
 Gate level both before and after layout. 
                                                          
7 Figure 2.9 is in the following page. 
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The component can be verified as follows in all three of the above verification steps that has 
been mentioned previously by using the following methods that are readily available in the 
software package: 
 
 Creation of test vectors in the simulators internal language. 
 VHDL testbench creation. 
 System level simulation. 
 
 
 
Fig. 2.9: Top-down design flow of VHDL design methodology. 
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2.8.4 Program Model and Simulation Choices 
 
A general design model of VHDL programming design code can be described by the figure 
2.10 below. 
 
 
Fig. 2.10: Standard VHDL model of programming designs. 
 
After completion of designs on either HDL level or Schematic, the design can be very easily 
verified in VHDL using input and output vectors for both functional and timing simulation that 
are necessary. State of internal signals and registers can also be observed in order to optimise 
the design to the required pre-defined specifications. There are two levels of simulations 
available in VHDL. 
 
 High level simulation: provides information about functionality. 
 Low level simulation: determines detailed information about timing. But these 
simulations are much slower. 
 
To avoid high costs of low level simulation, high level simulations should be used to detect 
design flaws as early as possible. VHDL supports these multi-level simulations.  
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2.8.5 Key Advantages of Using VHDL Package 
 
Some of the main advantages of using VHDL can be described by the points below [52]: 
 
 Public availability: VHDL developed under US. Government contract, IEEE standard, 
government has interest in maintaining VHDL as a standard. 
 Supports many methodologies: top-down, bottom-up, library based. 
 Technology independent: i.e. CMOS, NMOS, but a design can be forced to a 
technology or process. 
 Range of descriptive levels: behavioural to gate, so the same component can be 
described and simulated at different levels. 
 Design exchange: as a standard components can be sub-contracted out. 
 Large scale design and reusability: similar to programming languages. Multiple 
mechanisms to support design hierarchy. 
 Versatile design reconfiguration support. 
 Support for multiple level of abstractions. 
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2.9 FPGA Development Kits 
2.9.1 Quartus II: Integrated VHDL Development Environment 
  
Altera© Corporation8 are pioneers of developing educational, research and industrial level 
FPGA development software and hardware [53]. The Quartus II software range developed by 
Altera has wide range and variety of VHDL and Verilog software and hardware development 
capabilities and is extensively used worldwide for various purposes. All levels and abstraction 
of VHDL design and methodology have been made possible in a simple manner in the Quartus 
II software package. There are a number of versions of Quartus II software are available as 
they have been through numerous development stages of the software. The versions vary 
depending on the support of FPGA in the design development process. 
 
As the company develops FPGAs, they have the capability to modify and alter their software 
development environment to cater for them. There is a wide range of FPGAs to choose from 
providing all kinds of designs solution from semi-custom to full-custom application-specific 
integrated circuit (ASIC) designs. FPGAs differ in the number of logic gates available, PLL 
modules, operating frequency and speed, various integrated features that can be utilised for a 
complete design solution, interface blocks available on chip and many more. Therefore, it is 
up to the system designer to choose according to the specifications and choose the FPGA and 
development software wisely. Budgeting costs for any enterprise are vital and choice of wrong 
FPGA and design development can signify the difference between project success and failure.     
 
 
                                                          
8 Altera, Terasic and Quartus are registered trading names for the companies and software mentioned. 
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2.9.2 DE2-115 FPGA Development Board 
  
Altera© Corporation is collaborating with Terasic Inc. to develop the FPGA development 
boards for educational and research purpose [54-56]. There is a wide variety of development 
kits available with various different FPGA solutions. This project has used the DE2-115 board 
which satisfies the budget and requirement of the research. The board layout with key features 
identified is given in the figure 2.11 below [56]. 
 
  
Fig. 2.11: DE2-115 Terasic FPGA development board layout [56]. 
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The key features of the DE2-115 board that was considered for this project can be identified as 
given below [56]: 
 Cyclone® IV EP4CE115 FPGA. 
 4 general purpose PLLs. 
 SMA I/O Clock interface pins. 
 528 User I/Os including GPIO, HSMC, LCD and Switches. 
 50 MHz on-board clock. 
 Configurable I/O standards (Levels: 3.3/2.5/1.8/1.5V). 
 
There are many more key features available as well such as capabilities of adding various 
daughter boards using the HSMC I/O interface module for many types of designs. Current 
daughter cards available for the board are: 
 HDMI Receiver card. 
 HDMI Transmitter card. 
 Card for video and image processing applications. 
 AD/DA data conversion card. 
 Transceiver channel connectors. 
 Multi-touch LCD module for touch-screen application development. 
 TV encoder and decoder capabilities. 
 Sensor adaptor card. 
 5-megapixel digital camera package just to name a few of the additional features 
available. 
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2.10 Optical Fibre Links and VCSEL Transceiver Design  
2.10.1 Optical Fibre Link Characteristics  
A typical optical fibre link can be illustrated by figure 2.12 below. 
 
Fig. 2.12: A simplified optical fibre link. 
 
It is clear from the figure above that, after the channel coding has been completed [11-12, 57-
58], the next stage is to transmit the data using the light source. A light source usually either a 
Light Emitting Diode (LED) or LASER (Light amplification by stimulated emission of 
radiation)9. The light sources come in various wavelengths thus their dispersion characteristics 
vary as well [59-60]. The laser is particularly suitable for optical fibre communication as the 
fibre diameter is in µm range and the wavelength of the laser is suitable for this purpose. It 
makes laser coupling with fibre easier and significantly less coupling loss. LEDs usually have 
diffused light therefore if coupled with small fibre cores there will be a significant amount of 
light loss during coupling which makes the LED unsuitable for optical fibre communications 
[61]. However, in recent years some improvement has been made in LED technology which 
contributed to RC-LED (Resonant Cavity – LED) of 650 nm wavelength which has been used 
                                                          
9 Commonly known as laser and will be denoted as ‘laser’ from hereafter.  
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for POF of higher core diameter as a cheaper alternative to laser. This is most notably used for 
short distance dispersive channels in MM fibres. However, as has been discussed earlier, the 
MM POF technology has significantly improved thus it is more widely used than before. 
VCSEL (Vertical Cavity Surface Emitting Laser) of 850 nm wavelength is now mostly 
replacing the use of RC-LED in POF links.  
 
Glass fibre links very commonly use lasers of 1.3 µm and 1.55 µm wavelength [61-62]. The 
choice of laser for such links mainly depend on power budget and the link characteristics. Three 
dispersion characteristics of the links: material, modal and wavelength dispersion need to be 
taken into account when deciding on the choice of either light source or channel or both. The 
main reason of operation at 1.3 µm is that single-mode (SM) fibres are optimised for operation 
of 1.3 µm wavelength where they exhibit zero-dispersion and SM fibres are the main contender 
when it comes to long-haul communication. However, research showed that [62] by modifying 
fibre design the zero-dispersion point can be shifted towards the 1.55 µm wavelength where 
lowest losses occur in silica based fibre. 
 
The channel for the research will be a highly dispersive GI-POF channel thus VCSEL has been 
chosen over RC-LED as the most suitable light source with better coupling, lower diffusion 
and dispersion and the single mode capability. VCSEL also comes at 650 nm wavelength, 
however, the most appropriate for the research would be 850 nm VCSEL. As the figure 2.12 
in the previous page showed, a photo detector is necessary at the receiver end along with 
suitable receiver circuitry.          
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Cyran et al. [11-14] proposed a simple APD (Avalanche Photodiode) based receiver system as 
shown in figure 2.13 below. APD combined with pre-amplifier, post amplifier and predetection 
filter makes up the receiver for the proposed receiver. 
  
 
Fig. 2.13: Proposed digital PPM link diagram.  
 
Neuhauser et al. [63] showed by design and implementation that low-noise and high-gain Si-
bipolar transimpedance preamplifiers could be used for 10 Gbps data rate system in low cost 
optical fibre communications links.  
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2.10.2 VCSEL Based Transceiver Design  
It has been discussed in the previous section that slowly the high-speed graded-index POF links 
are moving from LED based transceiver to VCSEL based transceiver. Siemens [46] has 
achieved gigabits data rate using VCSEL over POF in recent times. It also means that the use 
of POF is no longer limited to slower optical fibre data rates. Recent publications [65-67] have 
reported very high data rate achieved using POF and VCSEL in various conditions. 
Wipiejewski et al. [65] designed and manufactured VCSEL in visible red spectrums between 
650 nm and 690 nm with a modulation bandwidth of devices in excess of 3 GHz and the output 
power is only limited by the eye-safety conditions. It has very high reliability in the 100,000 
hours in operating use conditions. This is now a common trait of GaAs based VCSEL.  
 
Polley et al. [66] have also published results of 10 Gbps VCSEL based transmission over 100m 
distance with large core graded-index POF. The experiments also demonstrates the VCSELs 
are very much compatible with highly alignment tolerant POFs. Park et al. [67] also showed 
simple medium data-rate 150 Mbps data rate is very easily achievable as well as high data-rate 
shown by the other publications. This bodes well for the early promise of the Duobinary PPM 
as claimed earlier that depending on applicable viability 10 Gbps data rate can be achieved 
with DuoPPM system. One key issue is that for a given wavelength of VCSEL, the receiver 
photodiode must be tuned to receive that particular wavelength for maximum optimisation [68-
69]. However, as shown by Chang and Cordova [64] that it is also possible for a VCSEL based 
transceiver to communicate with existing LED based systems for hassle-free scalability which 
will also allow external electronic circuits to interact. Receiver designs are standard as any 
optical fibre links and there is a number of manufacturers currently producing packaged ICs, 
most notably Maxim Semiconductor, Analogue Devices and Avago Technologies.  
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2.11 Slot and Frame Synchronisation of PPM 
 
Most of the optical PPM systems have self-extracting capabilities for clock recovery from the 
data frames that are being received [70-79] therefore no additional clock signals need to be 
associated with the data frame. Charitopoulos and Sibley [23] propose a slot and frame 
synchronisation for dicode PPM system. They have used a Phase-locked Loop (PLL) circuit in 
order to recover the timing information from the received data frame, with the use of a second-
order PLL system which consists of a phase detector, an active low-pass filter, a voltage 
controller oscillator (VCO) and an amplifier. It has been shown that the clock can be 
reconstructed from the data, however, further investigation is needed in order to synchronise 
the recovered clock with the frame.  
 
Elmirghani and Cryan et al. [76-79] have also previously investigated slot and frame 
synchronisation properties of digital PPM systems. They showed that in order to maintain 
frame and slot synchronisation, a scheme can be developed to generate phase bearing events. 
In general terms, it relies upon the presence of a pulse in the last slot of one frame followed by 
a pulse in the first slot of the next frame. This is a relatively simple method which can be 
achieved by adding two additional guard slots for extra pulses or modify the coding scheme to 
accommodate for two pulses. However, if no guard slots are used this is not possible to 
implement for Duobinary PPM because DuoPPM only consists of two slots in a frame and both 
are used for data pulses. In addition, DuoPPM intends to operate without any guard slots in 
order to maximise the bandwidth efficiency. Therefore, other forms of solution must be sought 
for the coding scheme. Although, dicode PPM can achieve clock recovery, effective frame 
synchronisation of the clock remains open for further development.
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Various other investigations have gone into timing extraction in digital data transmission 
systems, especially in the domain of self-extracting clock [70-71] and also on the structure of 
the synchroniser [72-74]. It is fair to say that for most of these coding schemes, extracting the 
clock has not been of any major concern for designers, however, synchronisation with frames 
has been a significant issue, especially when no additional clock data has been sent. Gagliardi 
[72-73] presented a method which uses pulse edge tracking to feed the error signal to an 
oscillator running at the slot frequency. He also investigated the time synchronisation problem 
in PPM systems and proposed a method using a correlator to establish the error signal that 
corrects the oscillator.    
 
2.12 Conclusions 
 
In conclusion, literature review of the relevant topics has been presented in this chapter. 
Research with regards to original PPM and the channel coding schemes that have originated 
from the PPM such as digital PPM, multiple PPM, dicode PPM, offset PPM has been 
conducted, and findings are analysed and presented here for greater context and understanding. 
Advantages and disadvantages of the coding schemes that have been researched are analysed 
to develop understanding of how duobinary PPM will significantly improve the sensitivity and 
bandwidth utilisation in multimode dispersive plastic optical fibres. Typical error sources in 
PPM have also been investigated which is applicable for the project and the theories regarding 
the estimation of the probabilities of errors have been studied. POF channel bandwidth and 
attenuation characteristics have been researched along with VDHL hardware programming and 
FPGA implementation using VHDL to solidify key understandings. Optical fibre link designs, 
and slot and frame synchronisation of PPM have also been studied and presented in this section. 
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Chapter 3 
Duobinary PPM Coding System 
 
Duobinary PPM10 has been proposed as a novel coding scheme which is the main focus of the 
research that has been carried out. This chapter will introduce the underlying theories of the 
DuoPPM coding scheme. A paper has been published [26] in IET Optoelectronics journal from 
the work done for this section. Therefore, there will be similarities between this chapter and 
the aforementioned publication.  
 
3.1 Introduction to DuoPPM 
 
DuoPPM, the subject of the research, is a novel coding scheme that combines the duobinary 
technique and digital PPM to form DuoPPM. In this signalling format, a signal is only 
transmitted when the data is constant at either logic one or logic zero and no signal is 
transmitted for data transitions from logic one to logic zero or logic zero to logic one – the 
change condition [26]. As will be shown later in chapter 3, the use of a novel MLSD technique 
allows for the elimination of wrong-slot errors and a reduction in the effects of erasure and 
false-alarm errors. In addition, DuoPPM achieves this performance with only a twofold 
increase in speed. Thus the increased sensitivity of digital PPM is made available without the 
adverse effects and added complications of excessive bandwidth expansion.  
 
 
                                                          
10 The coding scheme will be called DuoPPM henceforth for the rest of the thesis for ease of reading. 
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3.2 DuoPPM Coding System 
 
In the DuoPPM signalling technique, data transitions are coded into DuoPPM pulse positions 
as follows: a constant stream of data of logic zero produces a pulse in slot zero of the DuoPPM 
frame and a constant stream of data of logic one produces a pulse in slot one of the DuoPPM 
frame. No pulses are transmitted in the frame when the data is in transition from logic one to 
zero and logic zero to one (figure 3.1).  
 
Fig. 3.1: Conversion of PCM data (top trace) into DuoPPM (bottom trace). 
 
No guard slots are required for this coding scheme as the Inter-symbol Interference (ISI) will 
be significantly reduced by virtue of the inherent properties of the coding scheme. In addition, 
a novel MLSD and correction technique ensures that a particular error type can be completely 
eliminated. As can be seen from figure 3.1, the line rate is twice that of the original NRZ OOK 
data which is a considerable reduction in bandwidth expansion compared to digital PPM. 
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Table 3.1 below shows the DuoPPM signal representation. 
 
 
Table 3.1: DuoPPM coding and signal representations. 
It can be seen from Table 3.1 that each symbol has a probability of 1/4. However, the DuoPPM 
no-pulse signal (C) occurs for both 01 and 10 sequences and therefore has a total probability 
of 1/2. Thus, the probability of a 1 occurring in the first instance is 1/4  and the probability of 
a subsequent C or 1 immediately following it is 1/2 (given that a 1 has occurred and the current 
coder state is one). Likewise, the probability of a 0 occurring initially is 1/4 and the probability 
of a C or 0 immediately following it is 1/2. If it can be assumed that the original PCM data is 
line coded so that the run of no-pulse signals (C) is limited to n, the maximum DuoPPM run 
would be 1, nC, 0/1. With this condition, the final pulse will be a 0 if n is an odd number or, if 
n is an even number, the final pulse will be a 1. This is because the coding technique dictates 
that a sequence will end with the same symbol as the first one if n is an even number, otherwise 
it will end with the opposite symbol (considering 0 is the opposite of 1 and vice versa). Some 
typical examples of valid DuoPPM sequences are 1C0, 0C1, 1CC1, 0CC0, 11, 00 etc.   
 
 
 
 
Data Probability DuoPPM Symbol 
00 1/4 Pulse in slot 0 0 
01 1/4 No pulse C – change 
10 1/4 No pulse C – change 
11 1/4 Pulse in slot 1 1 
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3.3 DuoPPM Errors and Probabilities 
 
Three sources of pulse detection errors affect PPM systems: wrong-slot, erasure and false alarm 
[11, 12]. The following sections develop expressions for the probability of these errors and 
discuss their impact on the error performance of DuoPPM.  
 
3.3.1 Wrong-slot Errors 
These errors occur when noise on the leading edge of a pulse can cause it to appear either 
before or after the current slot. This error is minimised if detection occurs at the centre of a slot 
of width 𝑇𝑠. Thus errors are generated when the edge moves by|𝑇𝑠/2|. The probability of a 
wrong-slot error, 𝑃𝑠, is     
 







2
5.0 wsws
Q
erfcP           (3.1)  
where  
   


2
)(
2
o
ds
ws
n
tslopeT
Q           (3.2) 
 
in which < 𝑛0
2 > is the mean square noise of the receiver, and slope(𝑡𝑑) is the slope of the 
received pulse at the threshold crossing instant, 𝑡𝑑. The threshold time is dependent on where 
the decision level is set on the received pulse. This form of error is present when the bandwidth 
of the link is low, thus giving a pronounced slope to the pulses.  
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3.3.2 Erasure Errors 
Erasure error occurs when the noise is large enough to reduce the peak signal voltage to below 
the threshold level.  The probability of an erasure error, 𝑃𝑒𝑟, is 
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with vpk being the peak signal voltage within the time slot at the output of the receiver and vd 
is the threshold crossing voltage. 
 
3.3.3 False-alarm Errors  
Noise present in an empty slot could cause a threshold violation, or false-alarm error. The 
probability of this happening is  
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vd is the threshold crossing voltage. The number of uncorrelated samples per time slot can be 
approximated to Ts/1 where 1 is the time at which the autocorrelation function of the receive 
filter has become small.  
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The probability of a false alarm error then becomes 
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with ISIv  being the ISI-induced voltage in the empty time slot, caused by pulse dispersion in 
highly dispersive channels, leading to some signal voltage being present. 
 
3.4 Equivalent PCM Data Errors in DuoPPM 
 
In DuoPPM, a wrong-slot event can cause four possible errors. If the pulse is in the 0 slot, noise 
can cause the edge to appear in the preceding 1 slot or in the following 1 slot. In the case of a 
0 pulse appearing in the following 1 slot, no detection error occurs as the pulse is still present 
in the 0 slot it will be detected correctly and for the edge appearing in the following 1 slot; it 
will not be detected as the decoder stops as soon as a pulse is received. However, a detection 
error occurs in the instance of a 0 pulse appearing in the preceding 1 slot of a C signal. This 
causes an immediate PCM error and the previous bit will also be in error but these errors will 
be completely detected and corrected using MLSD scheme shown in Table 2 (1  0). In the 
case of a 0 pulse appearing in the preceding 1 slot of a 0 pulse (It is assumed that the probability 
of two errors occurring in a particular sequence is small) there will be no detection error as the 
0 pulse will be detected first and the decoder will stop when a pulse is received thus no PCM 
errors will be generated. 
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Due to wrong-slot error a 1 pulse may appear in the preceding 0 slot or the following 0 slot. If 
the 1 pulse appears in the following 0 slot then the detection error is gives the same number of 
errors as 1  0 error and similarly it can be accurately detected and corrected using MLSD 
(Table 3.2: 1  0) thus there will be no PCM errors at the output of the decoder. In the instance 
of a 1 pulse appearing in the preceding 0 slot, a detection error will occur and this will cause 
an immediate PCM error, and all the following bits will be in error until a 0 (for odd number 
of C signal/0) or 1 (for even number of C signals) is received. If the number of the following 
C signals is x, then the number of PCM errors is x + 1. However, for 0  1, the effect of this 
wrong-slot error can be completely eliminated using MLSD similar to the other three possible 
wrong-slot errors as shown in the table 3.2 below. 
1  0 Transmitted 1 C 0 C C 0  
 Received 1 1 0 C C 0 Invalid sequence 
 MLSD 1 C 0 C C 0 error corrected 
0  1 Transmitted 0 C 1 C C 1  
 Received 0 C 0 C C 1 Invalid sequence 
 MLSD 0 C 1 C C 1 error corrected 
1  0 Transmitted 0 C 1 C C 1  
 Received 0 C 1 0 C 1 Invalid sequence 
 MLSD 0 C 1 C C 1 error corrected 
0  1 Transmitted 1 C 0 C C 0  
 Received 1 C 1 C C 1 Invalid sequence 
 MLSD 1 C 0 C C 0 error corrected 
 
Table 3.2: Showing the operation of the MLSD with wrong-slot errors. The symbol in error is 
shown in bold. 
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In a DuoPPM system, erasure of a 0 or a 1 pulse generates the same number of PCM errors and 
as previously mentioned, line coding results in a maximum number of consecutive C signals 
of n. With this condition, the PCM error probability for erasure is given by [2] 
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 Erasure of a 0 or a 1 pulse results in the change symbol C. This has the effect of generating an 
invalid DuoPPM sequence and so the MLSD acts to minimise the data error as in Table 3.3. 
The MLSD inserts a pulse of the correct polarity such that the sequences preceding and 
following the erasure event are valid. So, in the first entry in Table 3.3 – erasure of a 0 – the 
faulty sequence has eight C symbols between the 1 and 0. This is clearly at fault since the start 
and final pulses should be the same given an even number of C symbols. The MLSD detects 
the faulty sequence and inserts a 1 pulse as close to the centre of the run of Cs as possible. (As 
the MLSD has no information as to where the erasure has occurred, the mid-point in a run of 
Cs will yield the lowest error.) A similar mechanism occurs in the second example in Table 3.3 
in which a 1 pulse is erased. 
 
 
 
 
 
 
 
 
 
Table 3.3: Transmitted and received sequences with an erasure error. 
Erasure of 0 Transmitted 1 C C C 0 C C C C 0 
 Received 1 C C C C C C C C 0 
 Corrected 1 C C C C 1 C C C 0 
Erasure of 1 Transmitted 1 C C 1 1 C C C 0 - 
 Received 1 C C C 1 C C C 0 - 
 Corrected 1 C 0 C 1 C C C 0 - 
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In case of a false-alarm error, if a pulse is received in slot 0, a false alarm could occur in the 
following 1 slot but as the decoder stops when a pulse is received, no PCM errors will be 
generated. However, a detection error will happen if a false alarm occurs in the following string 
of C signals. The severity of the error depends on the position of the false alarm occurrence in 
a given sequence, as Table 3.4 shows. The false-alarm occurs on the kth C signal in a run of 
xC signals, and so the PCM error is (x + 1 - k) [2]. In this case, x must be greater than zero 
because when a 0 pulse is transmitted, a false-alarm error in the 1 slot has no bearing on the 
detection accuracy. A similar situation applies to false alarm errors with a 1 pulse.  However, 
a false alarm could occur in the 0 slot immediately before the 1 pulse but the error will be 
detected and completely eliminated using MLSD the same as in 0  1 wrong-slot error. 
Therefore, x must be greater than zero in this instance as well because when a 1 pulse is 
transmitted, a false-alarm error in the preceding 0 slot has no effect as the error will be 
eliminated. Thus the PCM error probability for both conditions is given by 
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The total equivalent PCM error probability is found by adding together equations (3.9) and 
(3.10) for DuoPPM. The performance criterion is that these error probabilities should be the 
same as for the PCM. 
 Transmitted 0 C C C C C C C C 0 
FA of 0 Received 0 C C C 0 C C C C 0 
 Corrected 0 C 1 C 0 C C C C 0 
FA of 1 Received 0 C C C C C C 1 C 0 
 Corrected 0 C C C 1 C C 1 C 0 
 
Table 3.4: Transmitted and received sequences with a false-alarm error. 
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3.5 DuoPPM Receiver and Clock Extraction 
 
In common with digital PPM, the optimum filter for a DuoPPM receiver consists of a noise-
whitened matched filter and a PDD network, as shown in figure 3.2 below [26]. Following the 
PDD (Proportional Derivative Delay) network, a voltage comparator is used to slice the data 
and the resulting pulses are applied to a decoding logic circuit which is programmed according 
to appropriate decoding rules. To maintain frame synchronisation, a slot clock can be extracted 
from the data received and used to decode the DuoPPM signals, figure 3.3.  
 
Fig. 3.2: Schematic of a DuoPPM receiver (The dashed boxes are optional). 
 
 
Fig. 3.3: Slot clock extraction timing diagram.
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3.6 Conclusions 
 
In conclusion, this chapter details the duobinary PPM coding scheme which is the main focus 
of the research that has been completed. The underlying theories of the coding scheme have 
been introduced in this section such as rules for conversion of PCM data into DuoPPM data, 
DuoPPM coding table and signal representations, errors and the probabilities of errors for 
wrong-slot, erasure and false-alarm errors. Mathematical representations of error probabilities 
of each type of errors have also been presented in this section. In addition, equivalent PCM 
data errors in DuoPPM coding system have been described and analysed in this section with 
the aid of tabulated examples of errors and how they can be detected and corrected using 
MLSD. This chapter also describes DuoPPM transceiver design and clock extraction methods 
briefly.  
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Chapter 4 
Duobinary PPM Mathcad Simulation and Results 
 
DuoPPM system has been theoretically modelled using Mathcad system simulation software11 
and results were gathered to make viable comparison of the performance between DuoPPM 
and other relevant coding scheme for feasibility study of the proposed coding scheme. Some 
of results and materials of this chapter have been published12 thus some similarities may be 
noticed.  
   
4.1 Mathematical Modelling of DuoPPM System 
 
The optimum predetection filter for DuoPPM consists of a noise-whitened matched filter and 
a PDD network which can be removed if pulse dispersion is low [82]. In addition, if the receiver 
has a white noise spectrum over its bandwidth, the predetection filter becomes a classical 
matched filter and this system has been used for DuoPPM system modelling [2, 28 and 33]. 
Assuming the received pulse shape, hp (t), have the following property: 
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The impulse response of the channel (GI-POF) can be approximated to a Gaussian [81] and 
thus 
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11 Please see appendix 2.1 for complete simulation file and appendix 2.2 for additional results. 
12 Please see appendix 1.1 for the publication. 
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The Fourier transform of the input pulse, )(pH , is given by 
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The pulse variance,  , is linked to the fibre bandwidth by 
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where 𝑇𝑏 is the PCM bit time and 𝑓𝑛 is the fibre bandwidth normalised to the PCM data rate, 
𝐵, given by 
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The pulse shape of the classical matched filter presented to the threshold detector is  
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where b is the number of photons per pulse,   is the quantum efficiency of the detector, 𝑞 is 
the electronic charge, )(preZ  is the frequency dependent transimpedance of the preamplifier 
and )(pH  is the Fourier Transform of the input pulse. The solution to (4.6) is 
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where 𝑅𝑇 is the mid-band transimpedance of the receiver and 𝜔𝑐 is the -3dB bandwidth of the 
receiver. The receiver noise appearing at the output of the matched filter is
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where So is the double-sided, equivalent input noise current spectral density of the preamplifier, 
assumed white. It is also assumed that a PIN photodiode is used, and that its shot noise can be 
neglected. Equations (4.4), (4.5) and (4.7) have been used in the Mathcad simulations and 
calculations for Gaussian pulse shaping and approximating the variations of the received 
pulses. The code is provided in appendices 2.1 and 2.3. It can be seen from the aforementioned 
appendices that at the start of the model, the specifications for the simulations such as pre-
amplifier bandwidth, noise at the preamplifier input, data rate, quantum energy, operational 
wavelength, pulse variation model, Gaussian pulse shaping, photon energy, timing and 
threshold detections, peak pulse amplitude are defined.     
 
4.2 Evaluation of DuoPPM Performance  
 
In common with Dicode PPM, a threshold level, v, was used as a system variable defined by 
pk
d
v
v
v                        (4.9)   
where vpk is the peak voltage of an isolated pulse and vd is the decision (threshold) voltage. The 
pulse shape and noise can be determined theoretically if the fibre bandwidth is known [2]. 
Simulations were performed to find the optimum value of vd that gave the minimum number 
of photons per pulse, b, for a specified error rate of 1 in 109.  
Since the simulation results are to be comparable to digital and Dicode PPM, identical system 
parameters were used to evaluate system performance. The original data was assumed to be 
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line-coded with a run length (n) of 10 and a data rate of 1 Gbit/s was used for the simulated 
system. A wavelength of 1.55 µm was chosen with a photodiode quantum efficiency of 100%. 
A receiver with a bandwidth of 10 GHz and white noise of   50 x 10-24 A2/Hz was taken (see 
appendices 2.1 and 2.3).      
The optical power for the digital PPM system, PDPPM, can then be obtained from  
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b
P h B
M
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where b is the number of photons in a single pulse, h is Planck’s constant,   is the optical 
frequency, B is the original bit rate and M is the level of coding (number of bits coded). 
For the DuoPPM system, the average number of photons in a frame containing a pulse is b/2. 
As there are two frames containing pulses, each occurring with a probability of 1/4, the average 
number of photons is b/4. Thus the optical power required, PDuoPPM, is given by  
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Similarly, for Dicode PPM, PDicodePPM, is given by  
  PDicodePPM =
𝑏
4
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For all aforementioned systems, sensitivity in dBm can be found by 
             Sensitivity (dBm)= 10𝑙𝑜𝑔10(𝑃 ∗ 10
3)                    (4.13) 
where P is the required optical power of the system. 
The aforementioned equations for optical power calculations and sensitivity have been used in 
the Mathcad simulations to obtain the final sensitivities of the systems (see appendices 2.1 and 
2.3).  
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4.3 Results and Discussion 
 
Figure 4.1 (following page) shows the variation, with normalised fibre bandwidth, in the 
number of photons per pulse (b) required for an error rate of 1 in 109. These results were 
obtained by calculating the error probabilities obtained from the equations given in Chapter 3 
and then applying the mathematical model in Mathcad to get the final error rate. The value of 
b was then adjusted to obtain the performance criterion of 1 error in 109 bits [26]. 
 
 
 
 
Data rate 1Gbit/s 
Sensitivity in dBm 
Normalised fibre bandwidth fn = 1 fn = 100 
DuoPPM 
–34.6 -42.2 
Digital PPM 
7 level coding 
-25.9 -44.1 
Dicode PPM 
–33.4 –41.7 
 
Table 4.1: Comparison of sensitivities for DuoPPM, Digital PPM and Dicode PPM at 1 Gbit/s 
PCM data rate. 
 
As can be seen from table 4.1 above, all systems have similar performance, in terms of photons 
per pulse, at high bandwidths. However, as the bandwidth reduces (increasing dispersion) the 
digital PPM system requires significantly more photons per pulse to achieve the target error 
rate of 1 in 109. (In order to obtain the results for digital PPM, 7 level coding was used with a 
modulation index of 0.8.) This is due to high levels of dispersion causing the slope of the 
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received pulse to increase and this increases the error rate. The apparent resilience to dispersion 
presented by DuoPPM is, in part, due to the very nature of the code. In DuoPPM system, there 
exists a minimum of one no-pulse (C) signal between 1 and 0 signals, or vice-versa. This is 
fundamental to the code. Thus, in the low bandwidth region, the first pulse can spread into the 
adjacent C (no pulse and empty) slot so making the code more resilient to ISI.  
 
Fig. 4.1: Variation in photons per pulse with frequency normalised to bit rate, fn, for Duobinary, 
Dicode and Digital PPM. 
 
As previously mentioned, the sensitivity of digital PPM can be high due to the effects of a low 
mark:space ratio and figure 4.2 compares the sensitivities of DuoPPM, Digital PPM and Dicode 
PPM. Equations 4.11, 4.12 and 4.13 were used to obtain the average power.  
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Table 4.1, as shown earlier, summarises the results at high and low fibre bandwidths. As can 
be seen from figure 4.2 and table 4.1, Digital PPM out-performs DuoPPM by 1.9 dB at a 
normalised bandwidth of 100. However, as the bandwidth reduces, so does the advantage 
Digital PPM has over DuoPPM and Dicode PPM. Eventually, at a normalised bandwidth of 1, 
DuoPPM offers an advantage of 8.7 dB over Digital PPM. DuoPPM also offers an 
improvement of 1.2 dB over Dicode PPM. These results indicate that DuoPPM has an 
advantage over both Digital PPM and Dicode PPM when operating with a high level of 
dispersion (low bandwidth).  
 
Fig. 4.2: Variation in sensitivity (dBm) with normalised fibre bandwidth for Duobinary, Dicode 
and Digital PPM.
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4.4 Conclusions 
 
Original theoretical results show that a simple, leading-edge, threshold-detection DuoPPM 
system gives comparable sensitivity to that of digital PPM at high fibre bandwidths and for low 
fibre bandwidths, the sensitivity is significantly greater. The results presented are for a data 
rate of 1 Gbit/s. The simulations carried out so far have considered a highly dispersive graded-
index Plastic Optical Fibre (POF) channel as the primary focus of targeted improvement. Such 
fibre channels exhibit an impulse response that can be approximated to a Gaussian shape [81] 
and have a relatively poor bandwidth. The reason to deliberately choose this channel is to 
demonstrate the effects of dispersion on the coding technique. Although the simulations have 
been restricted to 1 Gbit/s the technique can be adapted to high-speed optical communications 
links potentially exceeding 10 Gbit/s without any significant compromise of improved 
sensitivity. Application of this coding scheme in free-space communications links and other 
detection schemes is also possible [37, 82].   
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Chapter 5 
Duobinary PPM Maximum Likelihood Sequence 
Detection Theory 
Original theory13 of the Maximum Likelihood Sequence Detection (MLSD) has been modelled 
and simulated using Mathcad to compare and contrast between the systems performances with 
and without MLSD, and also to investigate how the DuoPPM system performs better for 
reduced bandwidth highly dispersive plastic optical fibre (POF) channels. A paper has been 
written [27] and submitted for publication from the excerpt of Chapter 5 and Chapter 6 of this 
thesis. This chapter describes the theory of the MLSD of DuoPPM and how an effective 
algorithm has been developed for the system from the theoretical work which has been 
implemented later in the project to work in the receiver system to improve sensitivity 
performance of DuoPPM. 
 
The following chapter14 describes how the mathematically represented system has been 
modelled in order to simulate the DuoPPM system operating with MLSD. Key results obtained 
from the simulations have been presented and analysed to establish the improvements that 
DuoPPM provides over the existing coding schemes for dispersive optical channels especially 
POFs.  
                                                          
13 Originally developed by Dr Martin Sibley which has been analysed, modelled and simulated during the 
research project. 
14 Simulation files and more results available in Appendix 2.3 and Appendix 2.4. 
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5.1 DuoPPM MLSD Operations 
For the verification and optimum operations of MLSD, main algorithms were developed and 
tested on all possible erroneous data sequences for verification.  Using the devised algorithm, 
number of equivalent PCM errors in a given erroneous DuoPPM sequence can be calculated 
theoretically. Appendix 5 explains how the equations were developed for the MLSD and they 
are presented in table A5-5.1. All possible error sequences and equivalent PCM errors in each 
sequence have also been presented in appendix 5. Two key assumptions that have been made 
are: number of DuoPPM errors in any one data sequence is no more than 1 and maximum 
number of consecutive C (Change) symbols in any given sequence is 9. There was no need to 
devise equations for wrong-slot errors since all wrong-slot errors will be detected and corrected 
by the MLSD. Erasure error of 1 and 0 in a sequence of same characteristics will result in same 
number of equivalent PCM errors. However, false alarm of same symbol (0 in 0C1 and 1 in 
1C0) and different symbol (0 in 1C0 and 1 in 0C1) will result in different numbers of equivalent 
PCM errors which have been explained and shown in appendix 5 as well as in this chapter. 
Equivalent PCM errors that have been found in the comprehensive MLSD tables in appendix 
5 successfully verifies the algorithms developed, thus confirming the validity of the MLSD.   
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5.1.1 Wrong-slot Errors 
The primary reason of wrong slot errors is intersymbol interference (ISI) when operating at 
low fibre bandwidths. It occurs when the noise on the slope of a pulse in a given time slot 
makes the edge of the pulse appear in adjacent time slot [26]. Duobinary PPM coding scheme 
has been developed to provide significant advantage when operating at low bandwidths and 
highly dispersive channels thus it is imperative that the wrong-slot errors are completely 
eliminated to be able gain any improvement in sensitivities.  
 
Pulse Error Invalid Sequence Method of Detection 
0 → 1 1/0 xC 1/0 yC 1/0 Same symbols at both ends after ODD number of Cs 
Opposite symbol at both ends after EVEN Cs  
0 ← 1 1/0 xC 1/0 yC 1/0 Double Pulse 
1 ← 0 1/0 1/0 0/1 yC 1/0 1 and 0 consecutively. 
1→ 0 1/0 xC 1/0 0/1 0/1 1 and 0 consecutively. 
 
Table 5.1: Wrong-slot pulse error and detection methods for duobinary PPM. 
 
As it can be seen from the table15 5.1 that the invalid sequence for wrong slot of 0 forwarded 
to 1 can be easily detected by counting the number of C pulses that arrives consecutively. This 
is always corrected by changing the middle 1/0 pulse to the opposite pulsed symbol thus 
returning 0 errors. The key MLSD rules of the duobinary PPM is that when a number of 
consecutive Cs are received then if the number is ODD, this indicates that first and last symbol 
before and after the reception of Cs must be OPPOSITE, and if the number of Cs are EVEN 
then it indicates that first and last symbol of a the sequence16 must be SAME. Furthermore, 
there will never be a 1 right after 0 and vice versa for a sequence to be valid and these rules are 
                                                          
15 Please see appendix 5 for a complete set of error detection and correction table. 
16 The sequence here means 1/0 xC 1/0 NOT 1/0 xC 1/0 yC 1/0 
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applicable for all three types of errors for detection and correction algorithm. When 1 goes 
back to 0 as shown in the table 5.1 it will produce double pulse in the same frame which is 
easily detectable and after correction returns 0 PCM errors.  However, there are exceptional 
circumstances when a 0 goes back to 1 and a 1 goes forward to 0 to cause wrong-slot errors. 
Although these are wrong-slot errors, they do appear to be false alarm errors when being 
detected. However, for the coding scheme to be operated over dispersive low bandwidth 
channel, these two errors must be eliminated in order to completely eliminate the wrong-slot 
errors which is the main types of errors of the aforementioned channel at low bandwidth. 
Therefore, whenever these two particular error occurs, they are treated as wrong-slot errors 
even though they may appear as false-alarm and corrected always by changing the middle 
symbol of three consecutive pulsed symbols to C.  
 
For example, when 110xC1 is received as an invalid sequence it will always be corrected to 
1C0xC1 and when 0xC100 is detected it will always be corrected as 0xC1C0 thus completely 
eliminating the wrong-slot errors in the process which will significantly improve the sensitivity 
of the coding scheme at low bandwidths.      
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5.1.2 Erasure Errors 
Due to erasure errors the pulses in 1 or 0 from a sequence can be erased thus introducing errors 
in the sequence. Depending on the maximum permissible consecutive like symbols the number 
of errors at the PCM output could be severe for the longest sequence allowed. If not resolved 
by using MLSD this kind of errors can have negative impact on the sensitivity of the system. 
Table 5.2 shows an erasure of 1 in the transmitted sequence and when this error is detected by 
MLSD there are 5 possible valid sequence combinations that can be derived. The most possible 
valid combination is decided by determining all possible PCM sequences, finally averaging 
each bit to find the most likely sequence.   
 
Transmitted Sequence 0 C C C 1 C 0 
Error Detected 0 C C C C C 0 
All Valid Combinations Decoded PCM  
0 0 C C C C 0   0 0 0 1 0 1 0 0     
0 C 1 C C C 0   0 0 1 1 0 1 0 0     
0 C C 0 C C 0   0 0 1 0 0 1 0 0     
0 C C C 1 C 0   0 0 1 0 1 1 0 0     
0 C C C C 0 0   0 0 1 0 1 0 0 0     
                0 0 1 0 0 1 0 0   1 ERROR 
 
Table 5.2: MLSD Detection and correction of a duobinary sequence where a 1 has been erased 
(highlighted in bold italic). 
 
In case of the error shown in Table 5.2 above, the most likely valid sequence has a PCM error 
of 1 after using MLSD. Therefore, it is clear that there will still be a possible number of errors 
even with the use of the MLSD algorithm. However, without MLSD the number of PCM errors 
would be 3. An exception in the erasure error detection is that if 08C1 is received then it will 
immediately appear that an erasure error had occurred somewhere in the sequence. However, 
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if the next symbol after 1 is 0 then it will be detected a wrong-slot error of 0 back to 1, the 
sequence will be corrected by changing 1 to C thus the corrected sequence would be 09C1. In 
any disambiguation during the decision making process for correction, wrong-slot correction 
will always take priority.   
  
5.1.3 False Alarm Errors 
This occurs when the amplitude of the noise is greater than the threshold level and can result 
in false 0 or 1 in a C symbol slot [26]. Similar to the method shown in the previous section of 
erasure errors the detected invalid sequence is resolved by determining all valid PCM 
sequences and averaging each bit to get the final valid PCM sequence. Table 5.3 below shows 
a transmitted sequence been corrupted by a false-alarm of 1. After applying MLSD to the 
invalid sequence, the overall PCM error is 0.5. Without the MLSD use the error in the sequence 
would be 3. Number of final PCM errors after applying MLSD depends on where the error has 
occurred in the sequence. If it occurs early in the sequence and the sequence is particularly long 
then the number of PCM errors would increase. However, applying MLSD will still ensure 
significant improvement in sensitivity compared to when deployed without MLSD.  
 
Transmitted Sequence 1 C 0 C C C 1 
Error Detected 1 C 0 C 1 C 1 
All Valid Combinations Decoded PCM  
1 C 0 C 1 1 1   1 1 0 0 1 1 1 1     
1 C 0 C C C 1   1 1 0 0 1 0 1 1     
                1 1 0 0 1 1/0 1 1   0.5 ERROR 
 
Table 5.3: MLSD Detection and correction of a duobinary sequence where a false 1 has been 
detected (highlighted in bold italic).
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5.2 DuoPPM Algorithm of Error Probabilities 
5.2.1 General Error Probabilities 
 
The general error probabilities of duobinary PPM is same as dicode PPM [18]. Therefore, 
considering a general duobinary PPM sequence such as 1xC0yC1 where x and y represents odd 
numbers of C symbols, the average PCM error due to an error event is given by the following 
equation: 
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Where Pe is the probability of an erasure or false-alarm pulse detection error and Errorx, y is the 
number of PCM errors resulting from the pulse detection error. Sections 5.2.2 and 5.2.3 discuss 
the effects of erasure and false-alarm detection error on the PCM data stream so that the 
equivalent PCM error can be found using equation (5.1).  
 
This equation has been used to calculate errors at the start of the calculation for each type of 
error which is then used in the equations 5.3 and 5.5 to obtain the total probability of error that 
has been done in Mathcad calculations. Use of this equation can be seen in appendix 2.1 and 
2.3 (Mathcad calculations and simulations) highlighted in yellow and green.    
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5.2.2 Algorithm and Probabilities of Erasure Error 
 
An erasure of a pulse occurs when a pulse is erased in between two like symbols which results 
in an invalid sequence of code containing two like symbols separated by any of the other two 
types of symbols. Equivalent PCM errors was derived from the following expression for a 
duobinary PPM sequence of 0xC1/0yC1/0, 
   Errorx, y =
|𝑥−𝑦|
2
      (5.2)  
Equation (2) applies to both erasure of pulse 1 and 0. If the invalid sequence shown previously 
in section 5.1.2, table 5.1 then equation (2) resolves the invalid sequence and provides with 
correct number of equivalent PCM errors that will be produced.  
The probability of an erasure error, 𝑃𝑒𝑟, is 
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 Where Vpk is the peak-signal voltage within the given time slot and the effect of ISI can be 
measured by determining the peak amplitude of the given pulse within the frame for certain 
combinations of x and y. At low normalised fibre bandwidths there is very high probability of 
the peak of the signal to appear in the following time slot, as shown in figure 6.417, largely due 
to pulse dispersion. Once the ‘Errors’ are calculated, this equation has been used to calculate 
the total probability of error that has been done in Mathcad calculations. Use of this equation 
can be seen in appendix 2.3 (Mathcad calculations and simulations) just after yellow and green 
highlighted sections.    
                                                          
17 Figure 6.4 is available in the following Chapter (6). 
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5.2.3 Algorithm and Probabilities of False Alarm Error 
 
The probability of a false alarm error is given by 
 
 
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Threshold level, v, was used as a system variable which is defined by 
   
pk
d
v
v
v                      (5.7)   
where vd is the peak voltage of an isolated pulse and   is the decision voltage. Pulse shape and 
noise can be determined theoretically if the fibre bandwidth is known. Once the ‘Error’ is 
calculated, this equation has been used to calculate the total probability of error that has been 
done in Mathcad calculations. Use of this equation can be seen in appendix 2.3 (Mathcad 
calculations and simulations) just after yellow and green highlighted sections of false-alarm 
errors.    
 
Equivalent PCM errors was derived from the following expression  
 
   𝐸𝑟𝑟𝑜𝑟𝑥,𝑦 =
|𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦−1|
2
  (5.8) 
 
Number of valid combinations varies depending on type of false-alarm error, data sequence 
and the position of the error in the sequence. Therefore, for a false-alarm error of 0 in 1yC0 or 
1 in 0yC1, number of valid combinations are calculated using the following equations:
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If position of error (k) is ODD, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = k+1    (5.9) 
If position of error (k) is EVEN, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = y-k+1   (5.10) 
 
For a false-alarm error of 0 in 0yC1 or 1 in 1yC0, number of valid combinations are calculated 
using the following equations: 
 
If position of error (k) is ODD, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = y-k+1   (5.11) 
If position of error (k) is EVEN, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = k+1   (5.12) 
 
5.3 Conclusions 
 
In conclusion, the chapter presented the MLSD theory of DuoPPM and how this is used in 
Mathcad simulations and calculations. Derivations of the MLSD equations are given in detail 
in appendix 5 which are described both in this chapter and in appendix 5. Complete tables of 
error sequences along with equivalent PCM errors for each are provided in the aforementioned 
appendix. In addition, how MLSD applies to each of the three types of errors have been 
explained in this chapter with the aid of example sequences. Mathematical representations of 
estimating errors in a given sequence and how the probability of error is calculated are 
presented in this chapter.  
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Chapter 6 
Duobinary PPM MLSD Mathcad Simulation and 
Results 
As has been mentioned in the previous chapter, the code for Mathcad model and more results 
have been provided in Appendix 2.3 and 2.4 for further reading and understanding. In addition, 
all the possible theoretical error sequences, and MLSD detection and correction tables have 
been provided in Appendix 5. The tables have been completed assuming that the maximum 
number of consecutive Cs (Change Symbols) that are allowed to occur is 10 and for 1 bit PCM 
errors because if there is more errors than one in a sequence then it becomes very complex to 
resolve the sequence. Later in this document it is also shown that the practical FPGA 
implementation of MLSD has also been done using the maximum allowable same symbols of 
Cs to be 10.   
 
6.1 Mathematical Modelling and Performance 
Evaluation 
Mathematical simulation and representation of DuoPPM MLSD has been done in order to 
evaluate the performance of the system in Graded-Index (GI) POF channel. The reason for 
choosing this particular channel was that it is highly dispersive and as has been proposed by 
the previous publication [26] that DuoPPM will perform better in dispersive channel with 
MLSD compared to digital PPM and Dicode PPM [2, 11-12]. The impulse response of the GI-
POF channels can be approximated to be a Gaussian distributed pulse shape [81]. The signal 
represented to the threshold detector of the system is similar to that of the Dicode PPM [2, 18] 
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as both systems have to be comparable for the purpose of analyses, due to their inherent coding 
mechanisms. The signal is given by the following expression 
 
           


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

dtjHZ
qb
tv ppreo )exp()()(
2
)( 2          (6.1) 
This can be described as the pulse shape of a classical matched filter which is presented at the 
input of the threshold detector where b is the number of photons per pulse,   is the quantum 
efficiency of the detector, 𝑞 is the electronic charge and )(preZ  is the frequency dependent 
transimpedance of the preamplifier at the receiver. Variation of the received pulses is given by, 
α, which is directly linked to the fibre bandwidth [58] and given by 
   
n
b
f
T1874.0
                      (6.2) 
where 𝑇𝑏 is the PCM bit time and 𝑓𝑛 is the fibre bandwidth normalised to the PCM data rate.  
 
Equations (6.1) and (6.2) have been used in the Mathcad simulations and calculations for 
Gaussian pulse shaping and approximating the variations of the received pulses. The code is 
provided in appendix 2.3. It can be seen from the aforementioned appendix that the first four 
pages of the model defines the specifications for the simulations such as pre-amplifier 
bandwidth, noise at the preamplifier input, data rate, quantum energy, operational wavelength, 
pulse variation model, Gaussian pulse shaping, photon energy, timing and threshold detections, 
peak pulse amplitude.     
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A receiver system has been proposed in the previous publication [26] and the block diagram of 
the proposed receiver system is given in the figure 6.1 below. 
 
 
Fig. 6.1: Block diagram of the proposed DuoPPM receiver. 
 
According to the proposed system given in figure 6.1, the mathematical system used for 
simulation implements an optical receiver with a limited-bandwidth which is given by, ωc, and 
a white noise spectrum at the output (appendix 2.3). Since a PIN photodiode has been used its 
shot noise is negligible for the system modelling purpose. Matched filter has been used a pre-
detection filter and proportional derivative delay (PDD) network is optional to the receiver 
system and it has not been used in the simulation model before the signal being presented at 
the threshold detector. Noise that appears on the signal is similar to that of Dicode PPM and 
Multiple PPM [2, 28-29] therefore has not been repeated here. 
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In common with Dicode PPM, a threshold level, v, was used as a system variable defined by 
pk
d
v
v
v                        (6.3)   
where vpk is the peak voltage of an isolated pulse and vd is the decision (threshold) voltage. 
The pulse shape and noise can be determined theoretically if the fibre bandwidth is known [2]. 
Simulations were performed to find the optimum value of vd that gave the minimum number 
of photons per pulse, b, for a specified error rate of 1 in 109.  
 
A 1 Gbit/s PCM data-rate system, operating at a wavelength of 650 nm and a photodiode 
quantum efficiency of 100% was considered. The preamplifier had a bandwidth of 10 GHz and 
white noise of 50 x 10-24 A2/Hz when referred to the input. The aforementioned parameters 
were obtained from a commercial device. Line coded PCM data was used so that n=10 and 
simulations were conducted on DuoPPM system operating with an MLSD.
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 6.2 Results and Discussion 
Results have been obtained and analysed to verify the performance of the modelled system 
operating with MLSD. Three key results have been presented in this section to make sufficient 
comparisons between DuoPPM and Dicode PPM. Figure 6.2 shows the required number of 
photons per pulse with fibre bandwidth normalised between 0.46 and 100 for DuoPPM and 
Dicode operating with MLSD. It can be seen from the overall graph that DuoPPM outperforms 
Dicode PPM for low fibre bandwidths. However, at high fibre bandwidths the performance of 
both coding scheme is very similar although DuoPPM still holds slightly better performance 
than Dicode.    
 
Fig. 6.2: Comparison between DuoPPM and Dicode required photons/pulse as a function of 
normalised bandwidth, fn.  
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Both coding systems are functionally operational at normalised fibre bandwidth as low as 0.46, 
however, it is not possible to go below this point as the pulses become highly dispersed and the 
threshold voltage required for detection is very high as can be seen from figure 6.4 (in the 
following page) compared to less dispersed pulses as shown in figure 6.3. At high bandwidth, 
photons per pulse required for DuoPPM is 1902 compared to 2114 of Dicode. These numbers 
are very similar at high bandwidths because the intersymbol interference (ISI) is favourably 
low and errors are pattern independent. Therefore, there the difference in error probabilities 
between 100 and 10 normalised bandwidths is negligible.  
 
 
Fig. 6.3: Simulated pulse response at normalised bandwidth of 1 for the sequence 1C0 
(amplitude normalised to a single isolated pulse). 
 
As the normalised bandwidths gets low down to 1 and below, DuoPPM performance advantage 
is significant as it needs considerably less photons per pulse, with 10.9 x 103 photons required 
compared to 14.3 x 103 needed for Dicode which results in a sensitivity difference of 1.2 dB 
approximately. Below the normalised bandwidth of 1 the pulses become very dispersed which 
has direct effect on the performance of both systems as shown by figure 6.3 and 6.4. Pulse 
become dispersed so that the peaks spreads out in the adjacent slots and detection only possible 
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by the pulse remaining at the edge of the correct slots and the detection also requires very high 
threshold level. The lowest normalised bandwidth that the systems can be operable is down to 
0.46 where DuoPPM requires 27 x 103 photons per pulse compared to 40.3 x 103 required by 
Dicode.  
 
 
Fig. 6.4: Simulated pulse response at normalised bandwidth of 0.46 for the sequence 1C0C1 
(amplitude normalised to a single isolated pulse). 
 
Table 6.1 shows the required photons per pulse for DuoPPM system operating over specific 
normalised fibre bandwidths and the error probabilities in 1 x 10-10 for each type of error that 
has been discussed in chapter 5 previously. It has been shown that with the operation of MLSD 
wrong-slot errors can be eliminated thus the error probabilities and the overall sensitivity of 
the system is are dominated by the erasure and false-alarm errors. Probability of erasure for 
both 1 and 0 are same over the range of the bandwidths which is expected as has been discussed 
previously in chapter 5. However false-alarm of 1 is significantly higher as the bandwidth goes 
very low and contrastingly false-alarm of 0 becomes a non-occurring event. This is expected 
as well because at very low normalised fibre bandwidths the pulses are so dispersed that they 
spread out to the neighbouring frames and slots thus giving rise to the false-alarm error of 1 
                                                                                                                                6.2: Results and Discussion 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 103 
and for the same reasons the false-alarm error of 0 becomes non-existent. DuoPPM system has 
been able to operate down to 0.46 times the bit rate as shown in the table 6.1 and the system is 
inoperable below this due to very high threshold voltage as has been shown in figure 6.4. It is 
also noticeable that when DuoPPM is deployed for highly dispersive optical channels at very 
low normalised fibre bandwidths it must be operated with MLSD as non-MLSD system will 
be highly unsuitable.         
 
Normalised link 
bandwidth (fn) 
100 10 1 0.5 0.46 
Photons per pulse 
(𝟏𝟎𝟑) 
1.9 4.03 10.9 23.19 27 
Threshold parameter, 
V 
0.4 0.49 0.58 0.89 0.975 
Error Probabilities  
(𝟏𝟎−𝟏𝟎) 
 
Erasure  
1 => C 
3.19 2.55 2.38 2.23 2.08 
Erasure 
0 => C  
3.19 2.55 2.38 2.23 2.08 
False Alarm 
C    =>  1 
1.31 2.25 2.43 5.54 5.84 
False Alarm 
C    =>  0 
2.32 2.74 2.81 0 0 
 
Table 6.1: Error probability results of DuoPPM system operating with MLSD at specific 
normalised link bandwidths.
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6.3 Conclusions 
In conclusion, this chapter has presented the mathematical calculations and simulations of 
maximum likelihood sequence detection system of DuoPPM using Mathcad in order to predict 
theoretical sensitivities that can be achieved. Mathcad simulations and calculations have been 
carried out with the specifications of a wide-band receiver, matched filter and highly dispersive 
graded-index POF channel operating at a data rate of 1 Gbp/s. The results that have been 
presented and analysed in this chapter demonstrate that at low fibre bandwidths DuoPPM 
sensitivity outperforms dicode PPM by 1.2 dB when operating with MLSD because it requires 
considerably less photons per pulse for pulse detection. In addition, it shows that at high fibre 
bandwidths photon counts for both DuoPPM and dicode PPM are very similar as was expected 
due to low intersymbol interference (ISI).    
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Chapter 7 
VHDL and FPGA Implementation of Duobinary 
PPM Coding System 
7.1 Introduction 
 
This chapter describes the VHDL circuits that have been designed for the duobinary PPM coder 
and decoder system. A paper [91] has been published18 presenting the functional and timing 
simulations of the coder and decoder thus some similarities may be found between this chapter 
and sections of the published paper. All the VHDL designs have been listed in Appendix 3. 
Duobinary PPM coder and decoder main section includes an FPGA PLL block for clock 
division and clock extraction, maximum length PRBS PCM input generator circuit, duobinary 
PPM coder system which has been implemented using schematic design technique, a two-bit 
serial-in-parallel-out (SIPO) register, finally the decoder for the system. The decoder has been 
designed using both schematic method using discrete logic gates in VHDL and HDL 
programming language. Altera © Quartus™ II design software has been used for all the VHDL 
design purposes.  
 
Specifications and functionality of the designed systems have been verified by both functional 
and timing simulations. After completion of successful timing simulation every block of code 
has been implemented on to FPGA and verified experimentally using an oscilloscope. MLSD 
and bit error rate (BER) code described later in Chapter 8 has been experimentally verified 
using electrical back-to-back test for more accurate verification. 
                                                          
18 Please see Appendix 1.3 for the paper in its entirety. 
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In order to practically implement the designed coder and decoder on an FPGA timing analysis 
on all logic circuits needed to be completed since functional simulation does not consider any 
timing delays. First of all, the delays were identified for both circuits and required measures 
had to be taken to either remove the delays or if they were not removable then measures had to 
be taken to compensate for the existing delays as the signals need to be synchronised with the 
clock signals to produce correct outputs. Main types of delays identified for the circuits were 
inertia delay which is inherent in FPGA, transport delay (propagation delay), gate delays, fan-
out and clock skew [91]. Most of the delays were compensated by using DFFs that shift the 
signals to synchronise with required signals. The delays in coder circuit were compensated 
using additional logic elements of 3 DFFs, 1 OR gate and 1 NOR gate. For functional 
simulation, 120MHz clock was used which is the frequency for PCM. But for practical timing 
analysis it was determined that two different clock frequencies were required: one 240MHz 
clock for DuoPPM as it runs at the data rate two times that of PCM thus PCM requires a 
120MHz clock. Phase-locked Loop (PLL) was used to process the external 240MHz clock 
signal and it produces two output clock signals of 120MHz and 240MHz; and both output clock 
signals were source synchronised as will be shown later in the chapter.        
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7.2 Phase-locked Loop (PLL) Clock  
 
For all the clock requirements in the entire duobinary PPM system, integrated PLLs in the 
FPGA have been used. It is considerably easy to design and any latency is compensated by the 
FPGA thus less concern over delay and phase synchronisation issues. It is also used for clock 
extraction form the data signals later in the design. The schematic block diagram of the FPGA 
PLL used in the design is given in figure 7.1 below. 
 
 
Fig. 7.1: Duobinary PPM PLL design for clocking requirements. 
 
The PLL block shown in the above diagram has to be operated with manufacturer’s clock 
control block for better optimisation for Cyclone © IV E series FPGAs as shown in the figure 
above and recommended by the manufacturer. It has many different ratios of clock division if 
required. The clock signals had to available throughout both circuits as dedicated clock signals 
to avoid any delays related to clock skew. Therefore, the clock signals were routed in the 
circuits as GLOBAL signals available approximately at the same time at different components 
minimising the effects of clock skew. If the clock signals are not routed as GLOBAL signals 
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then FPGA will consider them as general signals and this may cause, in synchronous circuits, 
the signals to arrive at different components at different times causing erroneous outputs from 
logic components. Figure 7.2 below shows the simulation results of the PLL clock generation. 
 
 
 
Fig. 7.2: PLL clock generation simulation result. 
Key signals are marked in the coloured box. Master clock is the input clock to the PLL system 
either from inter 50 MHz source or from external SMA clock input. DuoPPM clock is the same 
as the master clock and the master clock is finally divided by a factor of 2 in order to produce 
the PCM clock. As has been mentioned in the earlier chapters, duobinary PPM only operates 
at twice the original PCM data rate. 
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7.3 Maximum Length PRBS PCM Data Generator  
 
An 8-bit shift register has been implemented as a pseudo random binary sequence (PRBS) 
generator. This will simulate the OOK PCM input to the duobinary PPM coder system. In 
addition, the PRBS generator has been designed to maximum length random data available 
from the 8-bit shift register. This will be very useful as the sequences will be deterministic and 
will help analyse the system better. It will also help regenerate the PRBS sequences in-phase 
and properly for the BER test system. The circuit will produce 255 bits of random data before 
repeating the sequence. In order to make an 8-bit shift register operating at maximum length 4 
separate data bits need to be tapped [92] as shown in the figure 7.3below. 
 
 
 
Fig. 7.3: Block diagram of the maximum length 8-bit PRBS generator. 
 
As shown above, 4 outputs of the shift register needs to be tapped using XOR gates which was 
implemented for the system. PRBS generator designed using discrete components usually 
requires a self-starter circuit, however, this is easily implemented in the VHDL by pre-
defining the initial values of the shift register.  
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The main section of the code that has been designed for the PRBS generator has been given 
in the listing 7.1 below19. 
 
Listing 7.1:  Main segments of the PRBS PCM generator code. 
It can be seen from the listing 7.1 above that initially shift register has been loaded with a non-
zero data stream (first box) and three variables (second box) have been used in order to 
implement the multiple tap (third box) of the maximum length PRBS generator. 
 
Figure 7.4 below shows the simulation results of the PRBS PCM data generation for the 
duobinary system. Waveforms are annotated for ease of reading and understanding. 
 
 
 
Fig. 7.4: PRBS data generation in VHDL. 
                                                          
19 Listings of code do not include all the code, only the main parts from a design. For complete code please see 
Appendix 3. Boxes in the listing indicate that there are missing code between the lines. 
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Experimental verification of the PLL clock divider and PRBS PCM data generator is given in 
figure 7.5 below. 
 
 
Fig. 7.5:  Experimental verification of derived clock signals from master clock (DuoPPM clock 
top trace and PCM clock middle trace) and the generated PCM data (bottom trace).  
 
  
7.4 Duobinary PPM Coder   
 
Code of the duobinary PPM was designed to get the required theoretical output as has been 
discusses in section 3.2 (Table 3.1). The coder is the part of the duobinary PPM system that 
converts any PCM sequences into sequences that contain the DuoPPM symbols (Table 3.1). 
The PCM sequences were generated randomly by a Pseudo Random Binary Sequence (PRBS) 
generator discussed in the previous section. The output of this PRBS block was used as the 
input of DuoPPM coder. The logic components that have been used to complete this coder are 
four D-type Flip-Flop (DFF), three NOR gate, one OR gate, one NOT gate and three AND 
gates. DFF delays the PCM sequence by half the clock cycle, the output of which is used with 
original PCM sequence to produce pulses at slots 0 and 1. Both original and delayed PCM 
sequences are then used as inputs to an AND gate and NOR gate. The use of clock signal and 
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inverted clock signal are required to retime the DuoPPM pulse sequences for slot 0 and slot 1. 
The output of the AND gate then used as one of the two inputs of another AND gate along with 
the clock signal; and the output of the NOR gate is used as one of the two inputs of an AND 
gate along with inverted clock signal to produce pulses at slot 0 and slot 1. The outputs of the 
last two AND gates were then fed to the inputs of an OR gate that combines the signals to get 
the required duobinary PPM coded sequences which have been converted from original PCM 
sequences. Figure 7.6 below shows the schematic diagram of the design that has been 
implemented.     
 
 
 
Fig. 7.6: Duobinary PPM encoder logic circuit schematic.
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The simulation waveform of the duobinary PPM coder is given in the figure 7.7 below. The waveform is annotated and it is clearly noticeable that 
the PCM data has been successfully coded into duobinary PPM data according to the theoretical table given in chapter 3.2 (Table 3.1). Start 
positions of PCM input to valid DuoPPM encoded output are marked by purple boxes in the waveforms for both figures 7.7 and 7.8 (following 
page).  
 
 
Fig. 7.7: Duobinary PPM encoder VHDL simulation results. 
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Experimental verification results of the duobinary PPM coder is given in figure 7.8 below. 
 
(a)  
(b)  
 
Fig. 7.8 (a) and (b): Experimental results of duobinary PPM coder (a) top trace is the PCM 
clock and bottom trace is one clock cycle shifted PCM data (middle trace) and (b) bottom trace 
is the coded duobinary PPM data. PCM data (Top trace) and clock (middle trace)
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7.5 Duobinary PPM Decoder   
 
 
A PCM transitions of 1 to 0 and 0 to 1 no pulses were produced (Table 3.1). Therefore, 
decoding the parts of DuoPPM sequence when no pulses were available had to be carefully 
considered to decode the correct PCM sequence. There are two probable PCM sequences when 
no duobinary PPM pulses were received consecutively: PCM transition of 1 to 0 and PCM 
transition of 0 to 1. This decision can be made if the position of the most recently received 
pulse, before the sequence of no pulse (C), is known. If the most recently received pulse is in 
slot 0 then the PCM sequence will be 1, 0, 1, 0…and so on; and if it is in slot 1 then the PCM 
sequence will be 0, 1, 0, 1…and so on. Therefore, a temporary memory block had to be 
designed using D-Type Flip-flops (DFF) and logic gates to store the most recently received 
DuoPPM pulse position. The logic components that have been used to complete the duobinary 
PPM decoder are 12 DFFs, 6 XOR gates, 2 NOT gates, 1 XNOR gate, 2 NAND gates and 8 
AND gates. The complexity of the decoder design increased due to be able to correctly decode 
PCM sequences when there were no pulses (C) received in DuoPPM sequence. Figure 7.9 in 
the following page shows the schematic diagram of the design that has been implemented.   
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Fig. 7.9: Duobinary PPM decoder logic circuit schematic. 
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The simulation waveform of the duobinary PPM decoder is given in the figure 7.10 in the following page. The waveform is annotated and it is 
clearly noticeable that the duobinary PPM data has been successfully decoded into original PCM data according to the theoretical table given in 
chapter 3.2 (Table 3.1). There is a delay between the input PCM and the output PCM as shown by the pink boxes in the figure 7.10 below. This is 
due to MLSD coding blocks being in between coder and decoder. The signals from MLSD has been omitted for this section as they will be 
discussed in detail later in this chapter. 
  
 
Fig. 7.10: Duobinary PPM decoder VHDL simulation results. 
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Experimental verification results of the duobinary PPM decoder is given in figure 7.11 below. 
There is a long delay between PCM output and Decoded PCM similar to figure 7.10 in the 
previous page, therefore first and second traces of the waveform have been shifted using DFFs 
to show all three waveforms clearly in the same screenshot.  
 
 
 
Fig. 7.11: Experimental verification of DuoPPM decoder: PCM input (top trace), DuoPPM 
(middle trace) and decoded PCM (bottom trace).  
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7.6 Bit Error Rate (BER) Test Circuit  
 
The coder, decoder and MLSD of the duobinary PPM coding system has been implemented 
using VHDL and FPGA thus it was imperative to have a bit error rate test (BERT) system 
available integrated with this system in order to be able to monitor the errors and calculate the 
link sensitivity while the system is operational in real time. To implement BERT, first it was 
important to modify the PCM data generation system which has been discussed in section 7.3. 
The modification was to make the pseudo random binary sequence (PRBS) data generation 
maximum length theoretically possible for the given bits of shift register because in this way 
once this PRBS data is decoded at the receiver then known sequences will appear given the 
data has not been significantly corrupted with errors. 
 
A design flow block diagram of the BERT system designed for duobinary PPM system is given 
in the figure 7.12 in the following page. In duobinary PPM coding system, an 8-bit PRBS 
generator has been used thus it is known that every random sequence of 255 bits PCM data 
will contain a sequence of  8 consecutive 1s (‘11111111’). Therefore, when the duobinary PPM 
data is decoded back to PCM it is sent to the BERT system where a sequence detector has been 
designed to detect the sequence of ‘11111111’ in the PCM data. Once this sequence has been 
detected, the circuit fills the 8-bit shift register of the PRBS generator with ‘01111111’ which 
will be the next shift of the register after ‘11111111’ therefore the regenerated PCM will be at 
the same point and phase as the original PCM data.   
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Fig. 7.12: Design flow block diagram of BER test circuit using VHDL. 
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The key section of the sequence detection code is given below in listing 7.2. The PRBS 
generator code has not been repeated since they are same as the code discussed previously in 
section 7.3.  
 
Listing 7.2: Key sections of the BERT sequence detector. 
 
In listing 7.2, it can be seen that there are three key section of the code. In the top box (pink), 
an internal register is used to keep the incoming sequence of PCM data and a load signal which 
goes high at the start of every clock to load the incoming PCM data into the checking register. 
In the middle box (brown), the registers and the load signal is initially reset and in the bottom 
box (green), first the code checks if the required sequence has been received. If the required 
sequence has been received the PRBS data regeneration starts as shown in figure 7.13 in the 
following page and the load signal is set to active LOW. Finally, the program checks whether 
the load signal is active HIGH, if so then the circuit loads the input PCM data to the internal 
checking shift register to complete the operation of the BERT system. Experimental 
verification results of the BERT is also given in figures 7.14, 7.15 and 7.16 later in the section. 
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Fig. 7.13: VHDL simulation results of the duobinary PPM BERT system. 
 
The last two (left hand side green box) signals in the output waveform in figure 7.13 shows the original decoded PCM output and the BERT 
regenerated PCM signal and as can be seen further down the waveform marked in coloured boxes that once the sequence ‘1111111’ is received 
by the BERT system it start regenerating in-phase identical PCM signal thus both can be compared to check for errors.  
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Experimental verification of the design using FPGA has been successfully completed as well 
and the results are given in the figures below. 
 
 
 
Fig. 7.14: Experimental verification of BERT system: duobinary PPM (top trace), decoded 
PCM (middle trace) and regenerated PCM (bottom trace). 
 
It is evident from figure 7.14 that the BERT system has successfully regenerated the required 
PCM data, however, it is out of phase. Therefore, a delay was introduced to bring both PCM 
data streams as has been shown in figure 7.15 in the following page of this section.   
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Fig. 7.15: Experimental phase synchronised PCM data for BERT: PCM clock (top trace), 
decoded PCM (middle trace) and regenerated PCM (bottom trace). 
 
 
Fig. 7.16: Experimental error output for BERT system: decoded PCM (top trace), regenerated 
PCM (middle trace) and error output (bottom trace).  
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7.7 FPGA Implementation of Duobinary PPM MLSD 
 
7.7.1 Duobinary PPM MLSD Design Description 
 
 
The final stage of the design and implement the duobinary PPM coding system using VHSIC 
hardware description language (VHDL) and field programmable gate array (FPGA) is to 
complete an integrated system design. Previously attempts have been made [4] to implement 
MLSD schemes of other channel coding scheme using discrete logic. However, as the systems 
becomes more complex the device becomes bulky and compromises need to be made regarding 
reduction of inherent complexity. The modern FPGA processing power and VHDL design 
capability means that with expertise of programming and design any complex systems such as 
MLSD can be easily implemented without making any compromises. Figure 7.17 in the 
following page shows a proposed system for MLSD implementation of duobinary PPM [27].     
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Fig. 7.17: Block diagram of proposed MLSD implementation using VHDL and FPGA. 
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In the design shown in the previous page, input duobinary PPM data will be stored in a two-bit 
register according to slot and frame synchronisation. Therefore, the two-bit register will hold a 
complete frame of the duobinary PPM. Another 48-bit internal register will hold 24 frames of 
duobinary PPM data at given time. Any two bit incoming data will be added in the 48-bit 
register as this acts as shift register where correction will take place and the last two-bits will 
be corrected output at every clock cycle. Maximum number of like symbols has been assumed 
to be 10 thus 24 frames in the shift register. However, any good VHDL design is easily scalable 
and higher number can be implemented easily. 24 frames of duobinary PPM include two 
complete sequences of maximum length for error detection and correction purpose.  
 
An example would be, 1 10C 1 10C 11 where 24 frames complete that whole sequence. Every 
time as frame is received checks are made for variables such as counters to count number of 
Cs or number of 1s and 0s, first symbol of a sequence, middle pulse if there are two sequences, 
last symbol of the sequence. If there are errors, flags are raised for any of the three errors and 
exact location of the error is determined. If flag is raised the corrector will correct the required 
frames and output will be last two bits of the 48-bit shift register. Currently work is being 
carried out to implement the MLSD using VHDL and FPGA completed with bit error rate test 
system embedded in the device. Results of the practical implementation will be published soon 
upon successful completion. 
 
A design flow block diagram of the frame count mechanism is given in the next page in figure 
7.18. Main segments of the MLSD coding block will be discussed later in the section. MLSD 
coding block receives input as 2-bit register which contains a complete frame of duobinary data 
with two slots. This is delivered by a previous design of 2-bit SIPO shift register synchronised 
correctly with the clock.       
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Fig. 7.18: Design flow diagram to register various information of received sequences from the 
duobinary PPM data frame. 
 
The MLSD code in its entirety is given in Appendix 3. As discussed at the beginning of the 
section, a 48-bit SISO shift register has been used to store duobinary PPM data for detection 
and correction of error. The main reason a 48-bit serial in serial out (SISO) shift register was 
used in the design to hold minimum two complete data sequences (assuming, maximum 
number of consecutive Cs (no pulse) is 10, for simplification of design) as it was understood 
that, for some instances, an error in PRESENT data sequence can be detected due to an error 
in PREVIOUS data sequence and it can be corrected in the PRESENT data sequence. 
Otherwise both data sequences will be corrected thus possibly violating both data sequences 
and increasing the possibility of error. This is the main reason to use a 48-bit SISO shift register 
so that minimum two complete consecutive data sequences can be looked at during correction 
process.     
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Listing 7.3 below shows a segment of MLSD code that counts the number of Cs, 1s and 0s 
according to the incoming data frame and determines and stores the first and last symbols of 
data sequence and also stores the current symbol as can be seen from the code below. The 
signal ‘regConCat’ is the duobinary frame.  
 
 
 
Listing 7.3: Duobinary PPM symbol counter for sequence characterisation in VHDL.  
 
 
There were many internal registers and signals that were necessary to implement the MLSD. 
Listing 7.4 in the following page shows the internal registers and signals used to raise three 
different types of error flags and storing the types of errors as binary numbers as shown in the 
code. 
  
                                                                            7.7: FPGA Implementation of Duobinary PPM MLSD 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 130 
 
Listing 7.4: Internal signals and registers for error flags and error type information storage for 
MLSD. 
 
As the MLSD code will be storing two complete sequences, the data from the previous 
sequence need to be stored before start counting and characterising the current sequence and 
this done by the segments of the code given in the listing 7.5 below. 
 
 
 
Listing 7.5: Storing data of previous sequence C counts in MLSD. 
 
The code above is for count of Cs from the previous sequence and the count of 1s and 0s are 
done similarly thus the code has not been shown20. Once the frame has been counted and 
sequence characterised, these data are them used in a nested IF-ELSE programming statements 
to consider all the possibilities that can give rise to an invalid sequence and for all possible 
invalid sequences.  
                                                          
20 Available in Appendix 3. 
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Listing 7.6: Programming conditions to check for invalid sequences and raise appropriate flags.  
 
The code listing above shows part of each type of conditional checking to raise flag and 
characterise exactly what the error is so that it can be corrected in the final stage. It gives 
examples of each type of error checking. Top box in green is for wrong-slot error check, middle 
box in blue is the check done for false-alarm errors by checking appropriate conditions and the 
bottom brown box is for erasure error check of the MLSD system. The code listed in listing 
7.7 in the following page shows how the error types are corrected when any error flags are 
raised. 
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Listing 7.7: MLSD error correction mechanism using the raised flag and the detected types of 
errors: wrong-slot correction (top box), erasure correction (middle box) and false-alarm 
correction (bottom box). 
 
Last two bits of the 48-bit shift register is always sent to the output of the MLSD as part of 
valid sequence. 
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7.7.2 Duobinary PPM MLSD Experimental Verification 
 
It has been observed that the MLSD has been performing as required by the theory21. As it was 
tested both using simulation and experimental verification, the MLSD produced error free 
outputs which are shown in the waveforms in this section. BERT worked as intended with the 
system and shown in the waveforms as well. MLSD was simulated with deterministic errors in 
the code and found to be detecting and correcting errors as expected.  
 
Deterministic error sequence and check was not possible for experimental verification due to 
lack of time available at the time as it requires erroneous sequences to be stored in the FPGA 
Memory module elements and access the transmission inputs from there. Further work is 
necessary and currently being carried out by the author to access and implement the FPGA 
memory functions to deterministic errors and correction procedure. A paper is also being 
written on the practical implementation and experimental verification of duobinary PPM 
MLSD and BERT. All the experimental verification produced correct results thus the reliability 
of the timing analysis simulation result means that it is fair to conclude that when the 
deterministic errors can be introduced in the system it will detect and correct the sequences as 
has been shown for the simulated results. 
 
 
 
 
 
                                                          
21 Theoretical error sequences and correction table available in Appendix 5. 
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Fig. 7.19: Simulation of duobinary PPM operations when tested with deterministic PRBS PCM data of valid sequences. 
As shown in the figure 7.19 above when tested with PRBS data no error was detected and corrected as was expected and BERT output shows that 
the input PCM data matches output PCM data therefore functionality is verified. Deterministic errors were inserted as duobinary PPM data stream 
and the errors flags and signal registers for error types have been observed at the output and they were all found to be performing as expected by 
the design.  
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Figures 7.20, 7.21 and 7.22 shows deterministic error detection and correction of wrong-slot, false-alarm and erasure errors respectively. 
 
 
Fig. 7.20: Simulation of error detection and correction of wrong-slot errors.    
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Fig. 7.21: Simulation of error detection and correction of erasure errors.    
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Fig. 7.22: Simulation of error detection and correction of false-alarm errors.    
All types of errors detection and correction points are shown in coloured boxes. Given in the following page are the waveforms for experimental 
verification of the practical MLSD implementation.
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Fig. 7.23: MLSD module duobinary PPM output (bottom trace), PRBS PCM data (top trace) 
and input duobinary PPM data (middle trace): black box shows corresponding points. 
 
 
Fig. 7.24: Decoded PCM (middle trace) and regenerated PCM (bottom trace) with MLSD 
module checked duobinary PPM output (top trace).
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7.8 Conclusions 
 
In conclusion, this chapter has presented an introduction to the work that has been completed 
to successfully design and implement the complete duobinary PPM system on FPGA using 
VHDL hardware programming language. The main contents of the chapter showed how the 
phase-locked loop module has been used for clock recovery and clock division in the VHDL 
and design description of an 8-bit maximum length PRBS PCM data generator which is used 
for randomised input data sequences. The design and development of DuoPPM coder and 
decoder have been presented in this chapter. VHDL simulation waveforms and practical 
implementation results for both coder and decoder have been presented in this chapter. It also 
presented the bit error rate (BER) test circuit and the MLSD implementation of DuoPPM using 
VHDL and FPGA. Key sections of all the code and designs have been explained and the results 
in the forms of simulation waveforms and practical test results have been presented as well. 
BER test circuit has been implemented by regenerating the original PCM data from the PRBS 
generator and synchronising this regenerated data stream with the output PCM data to check 
for bit errors successfully. MLSD has been designed and implemented according to the theory 
and algorithms developed for the coding scheme and they have been discussed in more detail 
earlier in chapters 5 and 6. The error sequence tables and the algorithms have been implemented 
using the hardware description language and has been successfully integrated with other 
devices in the system such as clock divider, PRBS generator, coder, decoder, BER system. The 
complete system has worked as required which has been demonstrated by the output 
waveforms.   
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Chapter 8 
Transceiver Design and Implementation of DuoPPM 
8.1 VCSEL Transceiver and FPGA Interface 
 
After the completion of VHDL and FPGA implementation of duobinary PPM coding system, 
a transceiver system22 using VCSEL operating at 850nm wavelength and PIN photodiode 
receiver was designed for practical testing and verification of the link. An interface block 
diagram of the required system is given in the figure 8.1 below. 
 
 
Fig. 8.1: Interface diagram of the FPGA and duobinary PPM transceiver.   
 
Duobinary PPM outputs are received from the FPGA general-purpose input/output (GPIO) pin 
which is an LVTTL (Low-voltage transistor-transistor logic). Therefore, the input type and 
level conversion was required before it can be used as LVDS (Low-voltage differential signal) 
input to the MAX3735 IC [96] from Maxim Integrated © which is a multi-rate VCSEL driver 
that can be operated up to 3.2 Gbps data rate.
                                                          
22 Key information of all the datasheet are given at the end of the thesis in an organised manner. 
                                                                           8.1: VCSEL Transceiver and FPGA Interface 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 141 
For receiver module, the light is received by high sensitivity PIN photodiode and the output 
goes to the transimpedance preamplifier (TIA) and subsequently the output of the TIA is fed 
to the limiting amplifier (LA). The limiting amplifier output type is current-mode logic (CML) 
differential signal and the FPGA input is LVTTL single ended thus a voltage translator needs 
to be used for correct interface of the circuits. Once received by the FPGA, depending on the 
quality of the input signal analysed through characterisation process, a comparator can be used 
to further reconstruct the received signal. 
 
In the FPGA module, the clock is extracted using one of the four embedded PLLs and the 
duobinary PPM data is used as the input of the MLSD module where algorithm is applied to 
check for detection and correction of any errors that may corrupt the original sequences. Once 
the data has been checked and given as output, the final stage is the decoder which decodes the 
duobinary PPM data back to original OOK PCM data. This PCM data finally is used to 
regenerate in-phase maximum length PRBS data to check for final errors in the output PCM 
data.  
 
VCSEL has been custom connectorised by the manufacturer with ST receptacle in order to 
minimise coupling loss. The key properties of the 850nm VCSEL that has been used for the 
transceiver which has been procured from Lasermate Group Inc. © [93] are given below: 
 
 Pre-aligned for multimode fibre communication. 
 With monitor photodiode (PD). 
 Power:  >1 mW @ 6 mA. 
 Maximum Rise/Fall time: 0.15 ns ≅6.67GHz. 
 Monitor Current:𝐼𝑚 = 50 𝜇𝐴. 
 Breakdown voltage: V_BD = 14 V (typ.). 
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 This has to run at typically 2mA ITH (Threshold current). 
 Maximum forward current: IF = 20 mA. 
 
The key features such as average power, power control loop, current monitor, modulation 
current, bias current, and monitor PD current have been calculated and designed according to 
these specifications. All the circuits have been built23 using SMDs (surface-mount device) for 
optimum performance except few components such as connector and VCSEL. The laser 
operates up to 1.25 Gbps data rate. 
 
PIN-PD was used at the receiver [94]. Some of the key features of the PD receiver are given 
below: 
 Customised with ST receptacle. 
 Tuned for detection of 850nm wavelength. 
 Pre-aligned for 62.5µm/125µm MM fibres. 
 Maximum operating speed of up to 1.25 Gbps.  
 
FPGA GPIO bus connectors are not designed for direct connection to the transceiver circuits 
thus an interface board which converts GPIO inputs to SMAs for ease of connectorisation with 
the transceiver module.   
 
 
 
 
                                                          
23 PCB layouts are given in Appendix 4 
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8.2 Duobinary PPM Transmitter Design 
 
8.2.1 LVTTL to LVDS Voltage Translator 
 
The schematic diagram of the designed circuit for LVTTL to LVDS voltage translator is given 
in the figure 8.2 below. 
 
Fig. 8.2: LVTTL to LVDS voltage translator circuit schematic diagram. 
Precision Edge © SY89327L IC has been used for this circuit [95]. This circuit connects to the 
inputs of the VCSEL driver to form a single transmitter module. All the AC coupling capacitors 
used in this circuit and the rest of the circuits in the following section are of the value of 0.01µF. 
Due to the single ended input to positive input pin24 (2) the other input of negative pin (3) has 
been externally terminated to ground using a 2.5k resistor. Both normal and inverted output 
have been terminated with 50 to Vcc – 2V. This impedance matching is required for the 
interface with the following VCSEL driver stage.    
                                                          
24 Pin numbers are followed immediately in the parenthesis.  
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8.2.2 VCSEL Driver Circuit 
 
 
The schematic diagram of the designed circuit for VCSEL driver is given in the figure 8.3 
below. 
 
Fig. 8.3: VCSEL driver circuit schematic diagram. 
 
MAX3735 VCSEL driver IC [96] has been used for the laser driver circuit. On-chip 100 
differential impedance is provided for optimal termination. In case of any slight mismatch of 
impedance, the IC is highly resilient to a certain degree of mismatch. Some of the key set-up 
and safety feature calculations are given in this section. 
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‘MODSET’ pin is used to set up modulation current of the circuit. A resistor value need to be 
chosen which is connected to the ground (figure 8.4) according to the calculation to get desired 
modulation current.  Some of the other important features such as average power, photo-current 
monitor and bias-current monitor are set up similarly as well. 
  
 
Fig. 8.4: Modulation current set-up diagram. 
 
𝐼𝑀𝑂𝐷 = 14 𝑚𝐴 
𝐼𝑀𝑂𝐷 = 1.23/(0.0037 × 𝑅𝑀𝑂𝐷𝑆𝐸𝑇)    (8.1) 
𝑅𝑀𝑂𝐷𝑆𝐸𝑇 =  
1.23
0.0037 × 𝐼𝑀𝑂𝐷
= 23.75 𝐾Ω 
 
Maximum value of modulation current was chosen to be 14 mA and the value of the RMODSET 
was calculated to be 23.75k which was found by using the equation (8.1). Similarly, 
calculations for average power, photo-current monitor and bias-current monitor are given 
below. 
Resistor value for Average Optical Power: 
 
𝐼𝑀𝐷 = 50  𝜇𝐴 
𝑊ℎ𝑒𝑟𝑒, 𝐼𝑀𝐷 = 𝑃𝐴𝑉𝐺  × 𝜌
𝑚𝑜𝑛 = 50 𝜇𝐴 
𝐼𝑀𝐷 = 1.23/(2 × 𝑅𝐴𝑃𝐶𝑆𝐸𝑇)     (8.2) 
𝑅𝐴𝑃𝐶𝑆𝐸𝑇 = 12.3 𝐾Ω 
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Resistor value for photo current monitor: 
 
𝑅 =  
1.38
50 𝜇𝐴
= 27.6 𝐾Ω, Resistor value for photo current monitor. 
𝑉𝑃𝐶_𝑀𝑂𝑁 =  50 𝜇𝐴 × 23 𝐾Ω  
𝑉𝑃𝐶_𝑀𝑂𝑁 = (
𝐼𝐵𝐼𝐴𝑆
76
) × 𝑅       (8.3) 
  
Voltage greater than 1.38V at both photo current and bias current monitor result in a fault state. 
Therefore, the resistor values is chosen to give just below that voltage so that if the limit 
exceeds it will trigger the fault state.    
Resistor value for bias current monitor: 
 
1.38
7 𝑚𝐴
76
= 15 𝐾Ω = Resistor value for bias current monitor. 
𝑉𝐵𝐶_𝑀𝑂𝑁 =  (
𝐼𝐵𝐼𝐴𝑆
76
) × 𝑅 
 
Average Optical Power loop filter control capacitor: 
𝐶𝐴𝑃𝐶 = 0.1 𝜇𝐹 
𝐶𝑀𝐷 = 0.01𝜇𝐹 
0.02 =  
50 𝜇𝐴
𝐼𝐵𝐼𝐴𝑆 − 2 𝑚𝐴
 
𝐼𝐵𝐼𝐴𝑆 − 2 𝑚𝐴 =  
50 𝜇𝐴
0.02
= 2.5 𝑚𝐴 
𝐼𝐵𝐼𝐴𝑆 = 2 𝑚𝐴 + 2.5 𝑚𝐴 = 4.5 𝑚𝐴 
 
Capacitor for MD (Monitor Diode) was also chosen to be 0.01µF. 
‘TX_Disable’ and ‘TX_Fault’ were connected together using a pull-up resistor to the Vcc as 
the output of the fault pin is open collector output. Pull-up resistor of the value of 7.4k was 
used for this. When the fault pin goes high it disables the transmission by disabling the laser 
output. In order to re-enable the transmission, Vcc or ‘TX_Disable’ needs to be toggled. 
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There is an additional safety feature of ‘Shutdown’ that has been implemented using an external 
transistor connected to the Vcc and the ‘Shutdown’ pin. The supply to the laser is through this 
transistor and this arrangement works as an additional safety feature of the circuit as shown 
previously in figure 8.3. 
 
Output stage circuits are very important for bias current set up (IBIAS). Figure 8.5 and 8.6 below 
shows simple equivalent modulation and bias current models respectively from the circuit 
designed. 
 
Fig. 8.5: Simplified model of modulation current circuit. 
 
Fig. 8.6: Simplified model of bias current circuit. 
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The relevant calculations are given below. 
𝐼𝑀𝑂𝐷 = 14 𝑚𝐴 
𝑅2 = 30 Ω 
𝑅3 = 200 Ω 
𝑅𝑉𝐶𝑆𝐸𝐿 = 45 Ω 
𝑅𝐿𝑂𝐴𝐷 = 𝑅2//𝑅3 //𝑅𝑉𝐶𝑆𝐸𝐿       (8.4) 
𝑅𝐿𝑂𝐴𝐷 = 16.5 Ω 
 
Using current divider rules: 
 
𝐼𝑉𝐶𝑆𝐸𝐿 = 𝐼𝑀𝑂𝐷 × (
𝑅𝐹//𝑅𝑆  
𝑅𝐹//𝑅𝑆 +𝑅𝑉𝐶𝑆𝐸𝐿 
) = 5.138 𝑚𝐴   (8.5) 
𝐼𝑅2 = 𝐼𝑀𝑂𝐷 × (
𝑅𝑆//𝑅𝑉𝐶𝑆𝐸𝐿  
𝑅𝑆//𝑅𝑉𝐶𝑆𝐸𝐿  + 𝑅𝐹 
) = 7.706 𝑚𝐴 
𝐼𝑅3 = 𝐼𝑀𝑂𝐷 × (
𝑅𝐹//𝑅𝑉𝐶𝑆𝐸𝐿   
𝑅𝐹//𝑅𝑉𝐶𝑆𝐸𝐿  + 𝑅𝑆 
) = 1.156 𝑚𝐴 
≡ 14 𝑚𝐴 
𝐼𝐵𝐼𝐴𝑆 =  𝐼𝑉𝐶𝑆𝐸𝐿 +  𝐼𝑅𝑆 = 6.294 𝑚𝐴 
  
𝐺𝑎𝑖𝑛 =  (
𝐼𝑀𝐷
(𝐼𝑉𝐶𝑆𝐸𝐿+𝐼𝑅3−𝐼𝑇𝐻𝑅𝐸𝑆𝐻𝑂𝐿𝐷)
)      (8.6) 
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8.3 Duobinary PPM Receiver Design and Results 
 
8.3.1 PIN-PD and Transimpedance Preamplifier 
 
After the transmitter design, receiver was designed using PIN photodiode and transimpedance 
preamplifier (TIA). The output of this circuit goes to the limiting amplifier circuit as will be 
shown in the following section. Figure 8.7 below shows the TIA circuit schematic diagram.   
 
Fig. 8.7: Transimpedance preamplifier circuit schematic diagram. 
MAX3665 TIA packaged IC [97] has been used for the TIA circuit. The key calculation for 
this circuit was to choose the capacitor filter (CFILT) to be used with the PIN-PD. The required 
parameters for calculation are as follows: 
 
𝑉𝑛𝑜𝑖𝑠𝑒 = 50 𝑚𝑉 𝑝𝑘 − 𝑝𝑘 
𝐶𝑃𝐻𝑂𝑇𝑂 = 0.5 𝑝𝐹 
𝑅𝐹𝐼𝐿𝑇 = 1.5 𝑘Ω 
𝐼𝑛𝑜𝑖𝑠𝑒 = 6 𝑛𝐴 (
1
10
 𝑜𝑓 𝑡ℎ𝑒 𝑅𝑀𝑆 𝑛𝑜𝑖𝑠𝑒) 
𝐶𝐹𝐼𝐿𝑇 =  (
𝑉𝑛𝑜𝑖𝑠𝑒 𝑥 𝐶𝑃𝐻𝑂𝑇𝑂
𝑅𝐹𝐼𝐿𝑇 𝑥  𝐼𝑛𝑜𝑖𝑠𝑒
)      (8.7) 
𝐶𝐹𝐼𝐿𝑇 =  2.77 𝑛𝐹 
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8.3.2 Limiting Amplifier 
 
 
After the TIA design, limiting amplifier (LA) was designed. PIN-PD, TIA and LA together to 
make the receiver circuit. The output of this circuit goes to CML LVDS to LVTTL voltage 
translator circuit as will be shown in the following section. Figure 8.8 below shows the LA 
circuit schematic diagram.   
 
Fig. 8.8: Limiting amplifier circuit schematic diagram. 
MAX3748 packaged IC [98] has been used for the LA circuit. The key for this circuit was to 
choose the value of threshold resistor which is a datasheet parameter according to the operating 
data rate and channel characteristics. For example, low LOS (Loss of Signal) characteristics of 
the channel operating at 155 Mbps the recommended resistor value is 20 k. ‘Disable’ and 
‘LOS’ pins were connected together using a pull-up resistor to the Vcc as the output of the loss 
of signal indicator pin is open collector output. Pull-up resistor of the value of 7.4k was used 
for this. When the LOS pin goes high it disables output. Once LOS is asserted, it is not 
deasserted until the input amplitude rises to the required level (VDEASSERT).      
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8.3.3 CML LVDS to LVTTL Voltage Translator 
 
After the receiver circuit, the output goes to CML LVDS to LVTTL voltage translator circuit 
as is shown in the figure 8.9 below.   
 
 
Fig. 8.9: CML LVDS to LVTTL voltage translator circuit schematic diagram. 
MC100EPT21 [99] IC has been used for this circuit. This circuit takes the CML differential 
outputs as inputs to this circuit. The key consideration for this circuit is to ensure that previous 
stage outputs and the inputs of this stage match. This has been done by terminating both normal 
and inverted inputs from the previous stage with 50 to Vcc – 2V as has been shown in figure 
8.9 above. 
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8.3.4 FPGA Results of Transceiver Design 
 
 
The transceiver has been designed very late during the project, therefore, time has been limited 
to do comprehensive tests on the designed circuit such as receiver characterisation and 
deterministic error sequence verification. However, tests have been carried out with the FPGA 
coder, decoder and MLSD system for the correct functionality of the transceiver system. Figure 
8.10 below shows the results from the FPGA MLSD and decoder output after data was received 
from the receiver module. It shows that the data has been received, checked and corrected as 
per theory. Tests were done on a 10m length GI-POF link of 1mm/2.2mm. Green boxes in 
figure 8.10 shows the in-phase check points of the PCM data sequence as there is a system 
latency mainly due to the initial output delay in the MLSD system.   
 
Fig. 8.10: Experimental verification of FPGA decoded PCM data after received from the 
receiver module of the transceiver: PCM input to the coder (top trace), duobinary PPM MLSD 
output (middle trace) and decoder output (bottom trace). 
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Figure 8.11 below shows the flags raised by FPGA MLSD when erroneous data sequences 
have been received. Deterministic error sequence and check was not possible due to lack of 
time as it requires erroneous sequences to be stored in the FPGA Memory module elements 
and access the transmission inputs from there. Further work is necessary and currently being 
carried out by the author to access and implement the FPGA memory functions to deterministic 
errors and correction procedure. A paper is also being written on the transceiver design and 
verification of duobinary PPM. The error flags shown in figure 8.11 was implemented by 
detecting start of every frame in the wrong slot by changing pulse detection edge of the clock 
in the code and PLL which means that using this code all the data received will be erroneous 
as shown below. All types of error flags have been raised which means that MLSD is working 
perfectly with the transceiver system and since the flag are being raised it can be said with 
confidence that the errors will be corrected as well given the operations of the MLSD discussed 
in Chapter 7.      
 
Fig. 8.11: Experimental verification of all three error flags for invalid sequences: wrong-slot 
flag (top trace), erasure flag (middle trace) and false-alarm flag (bottom trace). 
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8.4 Conclusions 
 
 
In conclusion, a purpose-built transceiver design and implementation for DuoPPM coding 
scheme has been presented in this chapter. Designed transceiver is based on VCSEL Laser and 
PIN-PD receiver. This transceiver is interfaced with the FPGA and the test results have also 
been presented on a 10m length of POF to demonstrate correct functionality. For the receiver, 
an LVTTL to LVDS voltage translator was designed to interface the VCSEL laser driver with 
the FPGA output pins. A PIN-PD detector has been used for the receiver along with a 
transimpedance amplifier (TIA). Packaged ICs have been used for each circuit design for better 
performance. A limiting amplifier after TIA was required as well as a CML LVDS to LVTTL 
voltage translator to interface with the FPGA input pins.    
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Chapter 9 
Discussions 
 
Duobinary PPM [26-27, 91] has been proposed as novel coding scheme for bandwidth limited 
highly dispersive optical channels such as GI-POFs. Theories of the coding scheme have been 
presented and described appropriately in chapters 3 to 6. Results of theoretical simulations that 
have been carried out using mathematical modelling of the duobinary PPM system in Mathcad 
have been clearly laid out and analysed in chapters 4 and 6 where comparisons have been made 
with relevant existing coding schemes as well as analysing the significance of the results 
obtained for the duobinary PPM system. Power spectral density (PSD) analysis of the 
duobinary PPM is the same as that of dicode PPM [21-22] thus it has not been repeated for this 
research project. 
  
Results proved the theoretical proposal by showing that with MLSD at 1 Gbps on OOK data 
duobinary PPM significantly outperforms optimised digital PPM at low fibre bandwidths by 
8.7 dB while only operating at twice the original PCM data rate. It has also been shown at high 
fibre bandwidth that duobinary PPM gives a sensitivity of -42.2 dBm which is favourably 
comparable to digital PPM seven-level coding sensitivity of -44.1 dBm. Results presented in 
the thesis also demonstrates that at very low normalised fibre bandwidths (below 1 and down 
to 0.43) duobinary PPM outperforms dicode PPM by 1.2 dB requiring 27 x 103 photons per 
pulse compared to 40.3 x 103 required by Dicode PPM.  
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VHDL and FPGA implementations for the next stage of the research and design have also been 
successfully completed. The main blocks of VHDL design include PLL clock generation, 8-bit 
maximum length PRBS PCM generator, duobinary PPM coder, two bit SIPO module, a control 
pulse generation module, MLSD implementation, two bit serialiser, duobinary decoder, bit 
error rate (BER) test circuit by regenerating PRBS data synchronised with the decoded output 
to check for errors using an XOR logic gate. The results of functional and timing analyses 
completed in software and FPGA implementation results from the oscilloscope are given in 
chapter 7. All the codes and schematics have been fully listed in Appendix 3 for further reading. 
 
 
Transceiver design using a VCSEL operating at 850nm wavelength has been completed. The 
maximum operating frequency of the VCSEL driver is 3.2 Gbps, however, the maximum 
operating frequency of the receiver unit is 622 MHz. Therefore, the transceiver could only 
operate at 622 MHz. This has been done mainly due to the lack of resources for testing of 
circuits that operate above 500 MHz at the moment of design development. In addition, 
maximum operating frequency of the FPGA used for testing was limited to 588 MHz thus it 
was not ideal to design a transceiver to operate at higher frequencies which cannot be tested 
for functionality. However, given the available resources research shows that a link can be 
designed and implemented for up to 10 Gbps [46, 66]. 
 
  
Previous research [23, 70-79] have suggested various methods of timing extraction, and slot 
and frame synchronisation for several coding schemes based on digital PPM. However, they 
all have faced problems in different ways such as bandwidth expansion, slot and frame 
synchronisation problems etc. More have been discussed in Chapter 2 regarding this topic but 
the key understanding from the literature is that timing extraction is a self-extracting 
mechanism for digital PPM schemes thus no additional data needs to be sent for this particular 
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purpose. Most of schemes use line coded PCM data to limit the maximum allowable run length 
of like symbols to an extent where timing extraction is possible. This is classically done by 
using PLL once the output is received from the decoder and for duobinary PPM this is done 
using one of the 4 dedicated PLLs available on the FPGA which has been programmed using 
VHDL making the implementation very simple. In addition, in the event of any change in 
specifications or test method, VHDL designs can be modified more easily than conventional 
logic based circuits.    
 
The main problem is encountered when it comes to synchronising the recovered clock with the 
slot and frame of the data because it will take a phase difference of 1800 to render all the 
detection wrong as start of the frame will be considered either half a clock cycle early or late 
depending on whether the phase difference is negative or positive. Elmirghani and Cryan et al. 
[76-79] have shown that in order to maintain frame and slot synchronisation, a scheme can be 
developed to generate phase bearing events. In general terms, it relies upon the presence of a 
pulse in the last slot of one frame followed by a pulse in the first slot of the next frame. This is 
a relatively simple method which can be achieved by adding two additional guard slots for 
extra pulses or modify the coding scheme to accommodate for two pulses. However, if no guard 
slots are used, it is not possible to implement for Duobinary PPM because DuoPPM only 
consists of two slots in a frame and both are used for data pulses. In addition, DuoPPM intends 
to operate without any guard slots in order to maximise the bandwidth efficiency. Therefore, 
other forms of solution must be sought for the coding scheme. Although, dicode PPM shows 
the clock recovery but effective frame synchronisation of clock remains open for further 
development.  
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It is clear that for most of these coding schemes, clock extraction has not been of any major 
concern for designers, and however, synchronisation with frames has been a significant issue, 
especially when no additional clock data has been sent. Although clock has been very easily 
extracted from the data using FPGA PLL for duobinary PPM coding scheme, frame and slot 
synchronisation remains a problem that needs further attention. A solution has been proposed 
in the following section25 for slot and frame synchronisation of duobinary PPM. 
                                                          
25 Section 10.2 
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Chapter 10 
Conclusions and Further Work 
10.1 Conclusions 
 
To conclude the thesis, the key points are given as follows: 
 
 Original theory of the duobinary PPM has been presented and described. 
 
 Relevant literature has been reviewed, studied and presented in the thesis along with 
key aim and objectives of the research project. 
 
 It has been shown theoretically that the proposed duobinary PPM coding scheme gives 
better bandwidth efficiency and sensitivity over existing coding schemes such as 
digital PPM, dicode PPM, multiple PPM and offset PPM while operating over slightly 
or highly dispersive GI-POF channels of limited bandwidth. 
 
 Mathematical simulations of the theory have been carried out using Mathcad software 
and results have been presented in a clear manner to show that with MLSD at 1 Gbps 
on OOK data, duobinary PPM significantly outperforms optimised digital PPM at low 
fibre bandwidths by 8.7 dB while only operating at twice the original PCM data rate. 
It has been shown that at high fibre bandwidth, duobinary PPM operates with a 
sensitivity of -42.2 dBm which is favourably comparable to digital PPM seven-level 
coding sensitivity of -44.1 dBm. Results presented in the thesis also demonstrate that 
at very low normalised fibre bandwidths (below 1 and down to 0.43) duobinary PPM 
outperforms dicode PPM by 1.2 dB requiring 27 x 103 photons per pulse compared to 
40.3 x 103 required by Dicode PPM. 
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 It has also been shown that duobinary MLSD completely eliminates wrong-slot errors 
and significantly reduces the effect of erasure and false-alarm errors. 
 
 Successful VHDL and FPGA implementation of duobinary PPM coder, decoder and 
MLSD as a single system has been presented in the thesis. An FPGA embedded bit 
error rate (BER) test device has also been implemented for sensitivity measurement 
purpose and all the designs have been tested successfully.  
 
 Designs and results of a VCSEL 850 nm wavelength based transceiver system built 
specifically for the duobinary PPM have been presented which has a current design 
specification of 622 Mbps data rate to match the maximum operating frequency of the 
FPGA. It also has the capability of operating up to 3.2 Gbps with design modifications. 
 
 Further work on receiver characterisation and slot and frame synchronisation of 
duobinary PPM has been discussed in the thesis.    
 
All the results and analyses indicate that duobinary PPM is an ideal alternative to be considered 
for highly dispersive optical channels, and performance evaluation for higher bandwidths also 
favourably compares to existing coding schemes with only twice the expansion of original 
PCM data rate.       
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10.2 Further Work 
 
During the course of the research work all the key objectives that were set out in section 1.3 
have been completed to a satisfactory extent. However, further improvements can be made in 
order to modify and optimise some of the objectives that have been completed. In addition, 
further investigations and testing need to be carried out for greater optimisation. This section 
discusses some of the main suggestions that have been made to improve the proposed coding 
scheme further. 
 
Duobinary PPM has been successfully implemented with MLSD and bit error rate (BER) test 
circuits using VHDL and FPGA. However, further modifications can be made in order to 
improve design-for-test (DFT) functionality of the complete system. A digital counter can be 
implemented within VHDL in order to count the number of errors detected by BER and 
displayed on the LCD screen and real time calculations can be carried out to show live 
sensitivity data on a display screen which can be in turn be monitored for diagnostics and 
performance evaluation on the practically implemented system. 
 
As has been discussed in the previous chapter26, there are two viable options that can be 
implemented for slot and frame synchronisation. First option is to use extra slots in the frame 
in order to indicate the start and end of the data frames. However, it is not suitable as it carries 
the disadvantage of bandwidth expansion with it. Therefore, other methods of synchronisation 
such as a specifically designed header frame can be sent in order to indicate the start of 
incoming data sequences. Furthermore, predefined frames of data sequences can be sent when 
the data transmission has ceased. This will just add some very minor initial and end data 
                                                          
26 Chapter 9 - Discussions 
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sequences during extraction without any bandwidth expansion. This method has another very 
useful application within the coding scheme, such as recognising when the system is idle. 
According to duobinary PPM data coding, when there are no PCM pulses present at the input 
to the coder, they will be coded as 0 which is not an ideal scenario from the perspective of 
power efficiency and the life-cycle of the laser.  
 
Therefore, the header to indicate the start and stop of data sequence can be used to implement 
an ‘Enable’ signal to the coder therefore no output will be produced when there are no PCM 
data present at the input of the coder. The VCSEL transceiver that has been designed to test the 
coding scheme should be modified, given resources available for testing, to operate at the 
maximum data rate possible, which is 3.27 Gbps. Current maximum operating frequency is 
622 Mbps. This is mainly due to the resources that were available for testing at the time of 
design which were limited by the maximum operating frequency of the FPGA, oscilloscope 
and testing facilities and equipment. The receiver of the duobinary PPM is yet to be 
characterised and it must be done in order to modify the current design and achieve further 
optimisations. 
 
For test purposes, some of the key features of the VCSEL driver can be connected and 
monitored by external programmable embedded devices which requires attention for better 
driver performance. The main features that can be controlled and monitored real-time using 
external device are: adjustable average power, constant power range adjustment, photo current 
monitor, bias current monitor, adjustable modulation current setting, enable and disable the 
transmitter in the event of any safety feature failure. Finally, the system must be tested over 
various lengths of POF of up to 100 m to evaluate performance over distance in real-time so 
that comparisons and further optimisations can be implemented. 
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Abstract 
 
Pulse Position Modulation (PPM) coding schemes have been proposed and investigated widely 
as a technique of utilising the very high bandwidth available in optical fibres, with a significant 
improvement in sensitivity of 5 - 11 dB being achieved compared to an equivalent Non-Return 
to Zero (NRZ) On-Off Keying (OOK) scheme. However, this improvement has some trade-
offs. When using 8 level digital PPM, the final data rate can be as high as 32 times that of the 
original data thus implementation becomes extremely difficult to the point where commercial 
viability becomes doubtful.  
In this paper, the authors describe a novel coding scheme that combines the duobinary scheme 
with Pulse Position Modulation to form DuoPPM. It is shown that DuoPPM gives a sensitivity 
greater than digital PPM while operating at two times the original data rate. Original results 
presented in this paper predict that a high fibre bandwidth DuoPPM system can give a 
sensitivity of -42.2 dBm when operating with 1 Gbit/s PCM data and a fibre bandwidth of 100 
GHz. In addition, it is shown that DuoPPM outperforms optimised digital PPM at low fibre 
bandwidths (1 GHz) by 8.7 dB.         
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1. Introduction 
Recent developments in Pulse Position Modulation (PPM) have seen various coding schemes 
based on PPM being proposed by a number of authors for both free-space and optical fibre 
communications links. Digital PPM is one of the earliest coding schemes to be put forward. 
Garrett [1, 2] analysed this coding scheme and showed that there was a 5-11 dB theoretical 
improvement in sensitivity compared to standard Non-Return to Zero (NRZ) On-Off Keying 
(OOK) data. In digital PPM [3, 4], M bits of information are transmitted using a single pulse 
by positioning it in one of 2M time slots, figure 1.  
 
Fig. 1: Conversion of 4 bits of PCM (top trace) to digital PPM (bottom trace). 
 
There is a significant improvement in sensitivity over NRZ OOK because a single pulse is used 
to transmit M bits of information. Therefore, by virtue of the lower mark:space ratio, increasing 
M means improving the sensitivity. However, in order to synchronise equivalent data 
throughput with NRZ OOK, the same amount of data must be transmitted within the same time 
frame. Therefore, for a data time frame of MTb, where Tb is the bit period, there must be 2
M 
  Appendix 1.1: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 176 
PPM time slots which means that the PPM slot rate is 2M/M faster than the PCM bit rate in 
order to maintain the same information throughput. This large bandwidth expansion can make 
the final line rate prohibitively high. 
 
It is this bandwidth expansion that led to many alternative PPM schemes such as Multiple PPM 
[5-7], Dicode PPM [8, 9], Offset PPM [10, 11] and Differential PPM [12, 13] to name but a 
few. Multiple PPM and Dicode PPM are the two most bandwidth efficient of these coding 
schemes and both offer better sensitivities without large bandwidth expansion of the other 
schemes.  
In Multiple PPM, the position of two or more pulses in a frame is governed by the original data 
word. Sugiyama and Nosu [5] analysed the error performance and introduced the Maximum 
Likelihood Sequence Detection (MLSD) technique which was later further investigated by 
Sibley and Nikolaidis [6, 7]. It was concluded that Multiple PPM is more power and bandwidth 
efficient than digital PPM.  
 
MLSD has been applied to other coding schemes such as Dicode PPM [9] with significant 
success as results showed an improvement in sensitivity. Sequence detection and equalisation 
[14] and decision-feedback equalisation [15] have been proposed as alternatives to MLSD.  
In Offset PPM, the offset from a datum, either 0000 or 1000 is coded by the position of a single 
pulse. Theoretical work has shown that this technique has a sensitivity comparable to digital 
PPM but at a line rate of half that of digital PPM.  
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In Differential PPM [12], the empty slots following a pulse are suppressed and this leads to a 
reduction in the line rate. Unfortunately coding and decoding are complicated by the fact that 
the frame time is variable and depends on the data being transmitted. 
 
Duobinary Pulse Position Modulation (DuoPPM), the subject of this paper, is a novel coding 
scheme that combines the duobinary technique and digital PPM to form DuoPPM. In this 
signalling format, a signal is only transmitted when the data is constant at either logic one or 
logic zero and no signal is transmitted for data transitions from logic one to logic zero or logic 
zero to logic one – the change condition. As will be shown later, the use of a novel MLSD 
technique allows for the elimination of wrong-slot errors and a reduction in the effects of 
erasure and false-alarm errors. In addition, DuoPPM achieves this performance with only a 
twofold increase in speed. Thus the increased sensitivity of digital PPM is made available 
without the adverse effects and added complications of excessive bandwidth expansion.  
Original theoretical results show that a simple, leading-edge, threshold-detection DuoPPM 
system gives comparable sensitivity to that of digital PPM at high fibre bandwidths and for low 
fibre bandwidths, the sensitivity is significantly greater. The results presented are for a data 
rate of 1 Gbit/s. The simulations carried out so far have considered a highly dispersive graded-
index Plastic Optical Fibre (POF) channel as the primary focus of targeted improvement. Such 
fibre channels exhibit an impulse response that can be approximated to a Gaussian shape [16] 
and have a relatively poor bandwidth. The reason to deliberately choose this channel is to 
demonstrate the effects of dispersion on the coding technique. Although the simulations have 
been restricted to 1 Gbit/s the technique can be adapted to high-speed optical communications 
links potentially exceeding 10 Gbit/s without any significant compromise of improved 
sensitivity. Application of this coding scheme in free-space communications links and other 
detection schemes is also possible [17, 18].  
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2. Duobinary Pulse Position Modulation (DuoPPM) 
In the DuoPPM signalling technique, data transitions are coded into DuoPPM pulse positions 
as follows: a constant stream of data of logic zero produces a pulse in slot zero of the DuoPPM 
frame and a constant stream of data of logic one produces a pulse in slot one of the DuoPPM 
frame. No pulses are transmitted in the frame when the data is in transition from logic one to 
zero and logic zero to one (figure 2).  
 
Fig. 2: Conversion of PCM data (top trace) into DuoPPM (bottom trace). 
 
No guard slots are required for this coding scheme as the Inter-symbol Interference (ISI) will 
be significantly reduced by virtue of the inherent properties of the coding scheme. In addition, 
a novel MLSD and correction technique ensures that a particular error type can be completely 
eliminated. As can be seen from figure 2, the line rate is twice that of the original NRZ OOK 
data which is a considerable reduction in bandwidth expansion compared to digital PPM. 
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Table 1 shows the DuoPPM signal representation and, for comparison, the Dicode PPM code. 
 
Table 1: Duobinary and Dicode PPM signal representations. 
 
It can be seen from Table 1 that each symbol has a probability of 1/4. However, the DuoPPM 
no-pulse signal (C) occurs for both 01 and 10 sequences and therefore has a total probability 
of 1/2. Thus, the probability of a 1 occurring in the first instance is 1/4  and the probability of 
a subsequent C or 1 immediately following it is 1/2 (given that a 1 has occurred and the current 
coder state is one). Likewise, the probability of a 0 occurring initially is 1/4 and the probability 
of a C or 0 immediately following it is 1/2. If it can be assumed that the original PCM data is 
line coded so that the run of no-pulse signals (C) is limited to n, the maximum DuoPPM run 
would be 1, nC, 0/1. With this condition, the final pulse will be a 0 if n is an odd number or, if 
n is an even number, the final pulse will be a 1. This is because the coding technique dictates 
that a sequence will end with the same symbol as the first one if n is an even number, otherwise 
Data Probability DuoPPM Symbol  Dicode 
PPM 
Symbol 
       
00 1/4 Pulse in slot 0 0  No pulse NC – No 
change 
01 1/4 No pulse C – 
change 
 
 
Pulse in slot 
SET 
S 
10 1/4 No pulse C – 
change 
 
 
Pulse in slot 
RESET 
R 
11 1/4 Pulse in slot 1 1  No pulse NC – No 
change 
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it will end with the opposite symbol (considering 0 is the opposite of 1 and vice versa). Some 
typical examples of valid DuoPPM sequences are 1C0, 0C1, 1CC1, 0CC0, 11, 00 etc. 
 
In common with digital PPM, the optimum filter for a DuoPPM receiver consists of a noise-
whitened matched filter and a PDD network, as shown in Fig. 3. Following the PDD network, 
a voltage comparator is used to slice the data and the resulting pulses are applied to a decoding 
logic circuit which is programmed according to appropriate decoding rules. To maintain frame 
synchronisation, a slot clock can be extracted from the data received and used to decode the 
DuoPPM signals, Fig. 4.  
 
Fig. 3: Schematic of a DuoPPM receiver (The dashed boxes are optional - see Section 4). 
 
 
Fig. 4: Slot clock extraction timing diagram. 
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3. Equivalent Data Errors in DuoPPM 
 
Three pulse detection errors affect PPM systems: wrong-slot, erasure and false alarm [2]. The 
expressions developed for the Dicode PPM [8] system for the probability of these detection 
errors are applicable to the DuoPPM scheme and so are not repeated here. Instead we concern 
ourselves with the equivalent data errors and discuss the operation of the MLSD.  
 
In DuoPPM, a wrong-slot event will cause a pulse detection error. Noise on a pulse in the 0 
slot, can cause the pulse edge to appear in the preceding 1 slot (previous frame) or in the 
following 1 slot (present frame). Similarly if the pulse is in the 1 slot, noise could cause the 
edge to appear in the preceding 0 slot (present frame) or the following 0 slot (next frame). Due 
to the action of the MLSD, these errors can be detected and corrected for as shown in Table 2. 
  
1  0 Transmitted 1 C 0 C C 0  
 Received 1 1 0 C C 0 Invalid sequence 
 MLSD 1 C 0 C C 0 error corrected 
0  1 Transmitted 0 C 1 C C 1  
 Received 0 C 0 C C 1 Invalid sequence 
 MLSD 0 C 1 C C 1 error corrected 
1  0 Transmitted 0 C 1 C C 1  
 Received 0 C 1 0 C 1 Invalid sequence 
 MLSD 0 C 1 C C 1 error corrected 
0  1 Transmitted 1 C 0 C C 0  
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 Received 1 C 1 C C 1 Invalid sequence 
 MLSD 1 C 0 C C 0 error corrected 
 
Table 2: Showing the operation of the MLSD with wrong-slot errors. The symbol in error is 
shown in bold. 
 
In a DuoPPM system, erasure of a 0 or a 1 pulse results in the change symbol C. This has the 
effect of generating an invalid DuoPPM sequence and so the MLSD acts to minimise the data 
error as in Table 3. The MLSD inserts a pulse of the correct polarity such that the sequences 
preceding and following the erasure event are valid. So, in the first entry in Table 3 – erasure 
of a 0 – the faulty sequence has eight C symbols between the 1 and 0. This is clearly at fault 
since the start and final pulses should be the same given an even number of C symbols. The 
MLSD detects the faulty sequence and inserts a 1 pulse as close to the centre of the run of Cs 
as possible. (As the MLSD has no information as to where the erasure has occurred, the mid-
point in a run of Cs will yield the lowest error.) A similar mechanism occurs in the second 
example in Table 3 in which a 1 pulse is erased. 
 
 
 
 
 
 
 
 
 
Table 3: Transmitted and received sequences with an erasure error. 
 
Erasure of 0 Transmitted 1 C C C 0 C C C C 0 
 Received 1 C C C C C C C C 0 
 Corrected 1 C C C C 1 C C C 0 
Erasure of 1 Transmitted 1 C C 1 1 C C C 0 - 
 Received 1 C C C 1 C C C 0 - 
 Corrected 1 C 0 C 1 C C C 0 - 
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In the case of false-alarm (FA) errors, a decoding error will occur if a false alarm happens in 
the following string of C signals. The severity of the error depends on the position of the false 
alarm occurrence in a given sequence, as Table 4 shows.  
 Transmitted 0 C C C C C C C C 0 
FA of 0 Received 0 C C C 0 C C C C 0 
 Corrected 0 C 1 C 0 C C C C 0 
FA of 1 Received 0 C C C C C C 1 C 0 
 Corrected 0 C C C 1 C C 1 C 0 
 
Table 4 Transmitted and received sequences with a false-alarm error 
 
The expressions for the pulse detection errors are the same as for Dicode PPM and can be found 
in reference [8].  
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4. System Modelling 
The signal analysis for a DuoPPM system is the same as for the Dicode PPM system [8] and 
so the majority of the derivation will not be repeated here. Of importance are the equations 
relating to the fibre bandwidth and these are reproduced here. 
The impulse response of the channel (GI-POF) can be approximated to a Gaussian [19] and 
thus 
   






2
2
2 2
exp
2
1
)(

t
thp                      (1) 
The Fourier transform of the input pulse, )(pH , is given by 
   






2
exp)(
22
pH                      (2) 
The pulse variance, , is linked to the fibre bandwidth by 
   
n
b
f
T1874.0
                        (3) 
where Tb is the PCM bit time and fn is the dimensionless fibre bandwidth normalised to the 
PCM data rate, B in bit/s, given by 
   
B
f
f n                         (4) 
where f is the fibre bandwidth in Hz. 
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5. Performance Evaluation 
In common with Dicode PPM, a threshold level, v, was used as a system variable defined by 
pk
d
v
v
v                        (5)   
where vpk is the peak voltage of an isolated pulse and vd is the decision (threshold) voltage. The 
pulse shape and noise can be determined theoretically if the fibre bandwidth is known [8]. 
Simulations were performed to find the optimum value of vd that gave the minimum number of 
photons per pulse, b, for a specified error rate of 1 in 109.  
 
Since the simulation results are to be comparable to digital and Dicode PPM, identical system 
parameters were used to evaluate system performance. The original data was assumed to be 
line-coded with a run length (n) of 10 and a data rate of 1 Gbit/s was used for the simulated 
system. A wavelength of 1.55 µm was chosen with a photodiode quantum efficiency of 100%. 
A receiver with a bandwidth of 10 GHz and white noise of   50 x 10-24 A2/Hz was taken.  
       
The optical power for the digital PPM system, PDPPM, can then be obtained from,  
  
DPPM
b
P h B
M
                        (6) 
where b is the number of photons in a single pulse, h is Planck’s constant,   is the optical 
frequency, B is the original bit rate and M is the level of coding (number of bits coded). For 
the DuoPPM system, the average number of photons in a frame containing a pulse is b/2. As 
there are two frames containing pulses, each occurring with a probability of -1/4, the average 
number of photons is b/4.  
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Thus the optical power required, PDuoPPM, is given by  
4
DuoPPM
b
P h B                                   (7) 
Similarly, for Dicode PPM, PDicode PPM, is given by  
4
DuoPPM
b
P h B                                   (8) 
 
6. Results and Discussion 
Figure 5 shows the variation, with normalised fibre bandwidth, in the number of photons per 
pulse (b) required for an error rate of 1 in 109. These results were obtained by calculating the 
error probabilities obtained from the equations given in Appendix A and then applying the 
MLSD to get the final error rate. The value of b was then adjusted to obtain the performance 
criterion of 1 error in 109 bits. 
As can be seen, all systems have similar performance, in terms of photons per pulse, at high 
bandwidths. However, as the bandwidth reduces (increasing dispersion) the digital PPM 
system requires significantly more photons per pulse to achieve the target error rate of 1 in 109. 
(In order to obtain the results for digital PPM, 7 level coding was used with a modulation index 
of 0.8.) This is due to high levels of dispersion causing the slope of the received pulse to 
increase and this increases the error rate. The apparent resilience to dispersion presented by 
DuoPPM is, in part, due to the very nature of the code. In DuoPPM system, there exists a 
minimum of one no-pulse (C) signal between 1 and 0 signals, or vice-versa. This is fundamental 
to the code. Thus, in the low bandwidth region, the first pulse can spread into the adjacent C 
(no pulse and empty) slot so making the code more resilient to ISI.  
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Fig. 5: Variation in photons per pulse with frequency normalised to bit rate, fn, for Duobinary, 
Dicode and Digital PPM. 
 
As previously mentioned, the sensitivity of digital PPM can be high due to the effects of a low 
mark:space ratio and figure 6 compares the sensitivities of DuoPPM, Digital PPM and Dicode 
PPM. Equations 6, 7 and 8 were used to obtain the average power. Table 5 summarises the 
results at high and low fibre bandwidths. As can be seen from figure 6 and table 5, Digital PPM 
out-performs DuoPPM by 1.9 dB at a normalised bandwidth of 100. However, as the bandwidth 
reduces, so does the advantage Digital PPM has over DuoPPM and Dicode PPM. Eventually, 
at a normalised bandwidth of 1, DuoPPM offers an advantage of 8.7 dB over Digital PPM. 
DuoPPM also offers an improvement of 1.2 dB over Dicode PPM. These results indicate that 
       0                    1                10        100 
Normalised frequency, fn 
 
Fibre bandwidth normalised to original bit rate 
       1 x 106 
 
  
       1 x 105 
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DuoPPM has an advantage over both Digital PPM and Dicode PPM when operating with a 
high level of dispersion (low bandwidth).  
 
 
 
 
 
 
 
 
 
 
Fig. 6: Variation in sensitivity (dBm) with normalised fibre bandwidth for Duobinary, Dicode 
and Digital PPM. 
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Data rate 1Gbit/s 
Sensitivity in dBm 
Normalised fibre bandwidth fn = 1 fn = 100 
DuoPPM 
–34.6 -42.2 
Digital PPM 
7 level coding 
-25.9 -44.1 
Dicode PPM 
–33.4 –41.7 
 
Table 5: Comparison of sensitivities for DuoPPM, Digital PPM and Dicode PPM at 1 Gbit/s 
PCM data rate. 
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7. Conclusions 
A novel coding technique for applications in optical fibre links, particularly for highly 
dispersive and bandwidth limited optical links, has been presented and described in this paper. 
This coding scheme combines the duobinary technique with digital PPM to form DuoPPM. 
Theoretical simulation models have been developed in order to obtain performance 
characteristics of the new technique. The results were analysed and compared to that of digital 
PPM and Dicode PPM. 
 
Results from sensitivity calculations have shown that digital PPM offers a better sensitivity 
than DuoPPM and Dicode PPM at high bandwidths when the dispersion is low. This is by 
virtue of the low mark:space ratio giving a low average power in the digital PPM frame. 
However, as the bandwidth reduces, the advantage of digital PPM is reduced until DuoPPM 
offers the best sensitivity. This is due to dispersion on the link being higher, and this affects 
digital PPM more than DuoPPM. This is due to the very nature of the code and also due to the 
fact DuoPPM uses a Maximum Likelihood Sequence Detector (MLSD) to decode the data 
word in the presence of errors. 
 
From all relevant properties and performance characteristics discussed in the paper with 
appropriate results, it can be concluded that this novel code can be a viable alternative to NRZ 
OOK, digital PPM and Dicode PPM systems.    
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Figure A-1: A Gaussian shaped pulse in the presence of noise showing false alarm and 
erasure errors. The threshold voltage is shown as the horizontal dotted line at 0.5. The 
decision time is 0. 
 
 
A.1 Wrong slot errors 
Wrong slot errors are produced by noise on the leading edge of a pulse causing a threshold 
crossing in the time-slot immediately before or immediately after the current slot.  The 
probability of this error occurring is given by  
 
                   2 
 
  1.5 
 
  1.0 
 
                0.5 
Normalised  
voltage      0 
 
 -0.5  
 
 
 -1.0 
-1.5             -1.0           -0.5           0        0.5    1.0 
    Normalised time 
false alarm error 
erasure error 
noise 
  Appendix 1.1: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 194 
 0.5
2
s
s
Q
P erfc
 
  
 
   (A-1) 
      where  
 
22
ds
s
o
slope tT
Q
n
     (A-2) 
in which Ts is the slot time; slope(td) is the slope of the received pulse at the decision time 
td and <no
2> is the mean squared noise presented to the threshold detector.  The threshold 
time is dependent on where the decision level is set on the received pulses. 
 
A.2 Erasure errors 
 
Erasure errors occur when noise corrupts the pulse amplitude such that the voltage level 
drops below the decision voltage, vd.  The probability of this occurring is: 
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     with vpk being the peak signal voltage within the time slot. 
 
 
 
 
  Appendix 1.1: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 195 
A.3  False alarm errors 
A false alarm error is caused by noise in an empty slot generating a threshold crossing and 
hence a false pulse.  The probability of this is: 
 
 0.5
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s t
f
R
T Q
P erfc

 
  
 
   (A-5) 
where the term Ts/R is the number of uncorrelated noise samples per time slot, R is the 
time at which the autocorrelation time has become small, and Qt is given by 
 
 
2
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
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where vISI is any signal voltage that is present in a particular time slot.   
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Abstract 
 
Similar to pulse-position modulation (PPM), Duobinay PPM (DuoPPM) suffers from three 
types of pulse detection errors: wrong-slot, erasure and false-alarm. Due to naturally occurring 
sequences and inherent properties of DuoPPM, a maximum likelihood sequence detection 
(MLSD) technique can be found and algorithm has been developed for DuoPPM MLSD to 
detect and correct the pulse detection errors. This paper presents a performance analysis of 
DuoPPM MLSD over a highly dispersive optical channel operating at 1 Gbps pulse code 
modulation (PCM) data rate with a wide-band receiver and a matched filter.  
 
The results show that at low fibre bandwidths DuoPPM outperforms Dicode PPM by 1.2 dB 
when operating with MLSD required considerably less photons per pulse. At high fibre 
bandwidths photon counts for both DuoPPM and Dicode PPM are very similar as expected due 
to low inter-symbol interference (ISI). DuoPPM can operate down to 0.46 times the bit rate at 
which it requires 27 x 103 photons per pulse compared to 40.3 x 103 required by Dicode PPM, 
and this indicates significant improvement in performance. All the results presented indicate 
that DuoPPM coding scheme with MLSD is an ideal alternative to be used for highly dispersive 
optical channels.    
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1. Introduction 
In digital pulse-position modulation (PPM) based channel coding schemes, pulse detection 
errors that can occur are same [1-2]: wrong-slot, erasure and false-alarm errors. Recent coding 
schemes such as dicode PPM [3-4], multiple PPM [5-6], offset PPM [7] and duobinary PPM 
[8] have been considered and maximum likelihood sequence detection (MLSD) have been 
successfully applied to these schemes mainly operating over highly dispersive fibre optic 
channels. Other recent works have also been reported of applying MLSD for non-directed and 
free-space optical channels [9-11] with varying degrees of success.  
 
Forney [12] first proposed maximum likelihood sequence estimation to resolve errors in digital 
sequences in the presence of intersymbol interference (ISI) which has been adopted as MLSD 
for the modern digital channel coding schemes. ISI is introduced by the channel and the degree 
of this depends on the channel dispersion and bandwidth characteristics. Channels such as glass 
fibre with higher bandwidth and low dispersion has very low ISI. On the other hand, graded-
index plastic fibre optic channels (GI-POF) has very high ISI at low bandwidth and high 
dispersion characteristics. Therefore, application of MLSD for coding schemes used by such 
channels will significantly improve sensitivity [2-3, 5].  
 
Digital PPM has greater resilience to ISI [1, 13] thus it is preferred for non-directed free-space 
optical channels [14]. However, digital PPM is not very efficient for its prohibitively high 
bandwidth expansion for low bandwidth channels such as GI-POF [15]. Therefore, alternative 
schemes have been proposed for dispersive channels [3-7].  
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Duobinary pulse-position modulation (PPM) has been previously proposed as a novel coding 
scheme to improve sensitivity and bandwidth efficiency operating over highly dispersive 
graded-index plastic optical fibre channel [1]. When used with MLSD multiple PPM [5-6] 
offers the same sensitivity as digital PPM without significantly comparable bandwidth 
expansion. These alternative coding schemes has inherent valid sequences that can be checked 
and determined at the receiver using MLSD algorithm if the data is corrupted due to ISI of the 
channel, and in the event of any error in the sequence, the MLSD algorithm designed with the 
decoder will suggest the most likely correct sequence for the given error and the data will be 
decoded after it is checked. Sibley [4] showed that by using MLSD algorithm for dicode PPM 
the effect of all three types of errors can be remarkably reduced to give comparable sensitivity 
of digital PPM with only twice the data rate of the original pulse code modulation (PCM) 
signal.  
 
MLSD has also been considered and applied to other modulation systems operating over free-
space channels, such as differential PPM [16], Pulse-Interval Modulation (PIM) [17-18] and 
Dual-Header PIM (DH-PIM) [19]. Simple alternatives to MLSD such as decision-feedback 
equalisation [20] and Trellis-coded modulation [21] have also been proposed but MLSD is very 
simple to implement thus simplifying decoder design. 
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Duobinary PPM [8], is an alternative coding scheme to digital PPM and other coding schemes 
for dispersive channels which combines the duobinary technique and digital PPM to form 
DuoPPM as shown in Fig. 1. 
 
Fig. 1: Conversion of PCM data (top trace) into DuoPPM (bottom trace). 
 
In this signalling format, a signal is only transmitted when the data are constant at either logic 
1 or logic 0, and no signal is transmitted for data transitions from logic 1 to logic 0 or from 
logic 0 to logic 1 – the change condition. As will be described and analysed later, the use of a 
novel MLSD algorithm allows for the elimination of wrong-slot errors and significantly 
reduces the effects of false alarm and erasure errors. Original PCM data is line coded thus the 
maximum number of like symbols is limited to facilitate timing extraction [4].  
 
An original method of implementing the duobinary PPM MLSD algorithm has been presented 
in the paper. Due to the predetection errors mentioned earlier which is caused by the ISI of the 
channel, valid sequences become invalid – such as a 1 is received immediately after a 0 and 
further complex form of invalid sequences. MLSD detects these errors and applies algorithm 
to suggest most reliable valid sequence in case of errors. Mathematically modelled theoretical 
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simulation results presented in this paper show that duobinary PPM has a sensitivity advantage 
of 1.2 dB over dicode PPM for highly dispersive optical channels at very low fibre bandwidths 
where ISI is very high. Theoretical system operates at 1 Gbps with a classical matched filter.    
 
2. MLSD Operation of Duobinary PPM 
2.1 Wrong-slot Errors 
The primary reason of wrong slot errors is intersymbol interference (ISI) when operating at 
low fibre bandwidths. It occurs when the noise on the slope of a pulse in a given time slot 
makes the edge of the pulse appear in adjacent time slot [8]. Duobinary PPM coding scheme 
has been developed to provide significant advantage when operating at low bandwidths and 
highly dispersive channels thus it is imperative that the wrong-slot errors are completely 
eliminated to be able gain any improvement in sensitivities.  
 
Pulse Error Invalid Sequence Method of Detection 
0 → 1 1/0 xC 1/0 yC 1/0 Same symbols at both ends after ODD number of Cs 
Opposite symbol at both ends after EVEN Cs  
0 ← 1 1/0 xC 1/0 yC 1/0 Double Pulse 
1 ← 0 1/0 1/0 0/1 yC 1/0 1 and 0 consecutively. 
1→ 0 1/0 xC 1/0 0/1 0/1 1 and 0 consecutively. 
 
Table 1: Wrong-slot pulse error and detection methods for duobinary PPM. 
 
As it can be seen from the Table 1 that the invalid sequence for wrong slot of 0 forwarded to 1 
can be easily detected by counting the number of C pulses that arrives consecutively. This is 
always corrected by changing the middle 1/0 pulse to the opposite pulsed symbol thus returning 
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0 errors. The key MLSD rules of the duobinary PPM is that when a number of consecutive Cs 
are received then if the number is ODD, this indicates that first and last symbol before and after 
the reception of Cs must be OPPOSITE, and if the number of Cs are EVEN then it indicates 
that first and last symbol of a the sequence must be SAME. Furthermore, there will never be a 
1 right after 0 and vice versa for a sequence to be valid and these rules are applicable for all 
three types of errors for detection and correction algorithm. When 1 goes back to 0 as shown 
in the Table 1 it will produce double pulse in the same frame which is easily detectable and 
after correction returns 0 PCM errors.  However, there are exceptional circumstances when a 
0 goes back to 1 and a 1 goes forward to 0 to cause wrong-slot errors. Although these are 
wrong-slot errors, they do appear to be false alarm errors when being detected. However, for 
the coding scheme to be operated over dispersive low bandwidth channel, these two errors must 
be eliminated in order to completely eliminate the wrong-slot errors which is the main types of 
errors of the aforementioned channel at low bandwidth. Therefore, whenever these two 
particular error occurs, they are treated as wrong-slot errors even though they may appear as 
false-alarm and corrected always by changing the middle symbol of three consecutive pulsed 
symbols to C.  
 
For example, when 110xC1 is received as an invalid sequence it will always be corrected to 
1C0xC1 and when 0xC100 is detected it will always be corrected as 0xC1C0 thus completely 
eliminating the wrong-slot errors in the process which will significantly improve the sensitivity 
of the coding scheme at low bandwidths.      
 
 
 
  Appendix 1.2: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 203 
2.2 Erasure Errors 
Due to erasure errors the pulses in 1 or 0 from a sequence cane be erased thus introducing errors 
in the sequence. Depending on the maximum permissible consecutive like symbols the number 
of errors at the PCM output could be severe for the longest sequence allowed. If not resolved 
by using MLSD this kind of errors can have negative impact on the sensitivity of the system. 
Table 2 shows an erasure of 1 in the transmitted sequence and when this error is detected by 
MLSD there are 5 possible valid sequence combinations that can be derived. Most possible 
valid combination is decided by determining all possible PCM sequences, finally averaging 
each bit to find the most likely sequence.   
 
Transmitted Sequence 0 C C C 1 C 0 
Error Detected 0 C C C C C 0 
All Valid Combinations Decoded PCM  
0 0 C C C C 0   0 0 0 1 0 1 0 0     
0 C 1 C C C 0   0 0 1 1 0 1 0 0     
0 C C 0 C C 0   0 0 1 0 0 1 0 0     
0 C C C 1 C 0   0 0 1 0 1 1 0 0     
0 C C C C 0 0   0 0 1 0 1 0 0 0     
                0 0 1 0 0 1 0 0   1 ERROR 
 
Table 2: MLSD Detection and correction of a duobinary sequence where a 1 has been erased 
(highlighted in bold italic). 
 
In case of the error shown in Table 2 above, the most likely valid sequence has a PCM error of 
1 after using MLSD. Therefore, it is clear that there will still be a possible number of errors 
even with the use of the MLSD algorithm. However, without MLSD the number of PCM errors 
would be 3. An exception in the erasure error detection is that if 08C1 is received then it will 
immediately appear that an erasure error had occurred somewhere in the sequence. However, 
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if the next symbol after 1 is 0 then it will be detected a wrong-slot error of 0 back to 1, the 
sequence will be corrected by changing 1 to C thus the corrected sequence would be 09C1. In 
any disambiguation during the decision making process for correction, wrong-slot correction 
will always take priority.   
 
2.3 False-alarm Errors 
This occurs when the amplitude of the noise is greater than the threshold level and can result 
in false 0 or 1 in a C symbol slot [8]. Similar to the method shown in the previous section of 
erasure errors the detected invalid sequence is resolved by determining all valid PCM 
sequences and averaging each bit to get the final valid PCM sequence. Table 3 below shows a 
transmitted sequence been corrupted by a false-alarm of 1. After applying MLSD to the invalid 
sequence, the overall PCM error is 0.5. Without the MLSD use the error in the sequence would 
be 3. Number of final PCM errors after applying MLSD depends on where the error has 
occurred in the sequence. If it occurs early in the sequence and the sequence is particularly long 
then the number of PCM errors would increase. However, applying MLSD will still ensure 
significant improvement in sensitivity compared to when deployed without MLSD.  
 
Transmitted Sequence 1 C 0 C C C 1 
Error Detected 1 C 0 C 1 C 1 
All Valid Combinations Decoded PCM  
1 C 0 C 1 1 1   1 1 0 0 1 1 1 1     
1 C 0 C C C 1   1 1 0 0 1 0 1 1     
                1 1 0 0 1 1/0 1 1   0.5 ERROR 
 
Table 3: MLSD Detection and correction of a duobinary sequence where a false 1 has been 
detected (highlighted in bold italic). 
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2.4 Proposed MLSD Implementation on FPGA  
The next stage of the research is to design and implement the duobinary PPM coding system 
using VHSIC hardware description language (VHDL) and field programmable gate array 
(FPGA) to complete an integrated system design. Previously attempts have been made [4] to 
implement MLSD schemes of other channel coding scheme using discrete logic. However, as 
the systems becomes more complex the device becomes bulky and compromises need to be 
made regarding reduction of inherent complexity. The modern FPGA processing power and 
VHDL design capability means that with expertise of programming and design any complex 
systems such as MLSD can be easily implemented without making any compromises. Fig. 2 in 
the following page low shows a proposed system for MLSD implementation of duobinary 
PPM.     
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Fig. 2: Block diagram of proposed MLSD implementation using VHDL and FPGA. 
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In this design (shown in previous page), input duobinary PPM data will be stored in a two-bit 
register according to slot and frame synchronisation. Therefore, two-bit register will hold a 
complete frame of the duobinary PPM. Another 48-bit internal register will hold 24 frames of 
duobinary PPM data at given time. Any two bit incoming data will be added in the 48-bit 
register as this acts as shift register where correction will take place and the last two-bits will 
be corrected output at every clock cycle. Maximum number of like symbols has been assumed 
to be 10 thus 24 frames in the sift register. However, any good VHDL design is easily scalable 
and higher number can be implemented easily. 24 frames of duobinary PPM include two 
complete sequences of maximum length for error detection and correction purpose.  
An example would be, 1 10C 1 10C 11 where 24 frames complete that whole sequence. Every 
time as frame is received checks are made for variables such as counters to count number of 
Cs or number of 1s and 0s, first symbol of a sequence, middle pulse if there are two sequences, 
last symbol of the sequence. If there are errors, flags are raised for any of the three errors and 
exact location of the error is determined. If flag is raised the corrector will correct the required 
frames and output will be last two bits of the 48-bit shift register. Currently work being carried 
out to implement the MLSD using VHDL and FPGA completed with bit error rate test system 
embedded in the device. Results of the practical implementation will be published soon upon 
successful completion.    
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3. Duobinary PPM Error Probabilities Algorithm 
General error probabilities of duobinary PPM is same as dicode PPM [18]. Therefore, it is not 
necessary to repeat the equation for the general probability. 
 
3.1 Erasure Algorithm 
An erasure of a pulse occurs when a pulse is erased in between two like symbols which results 
in an invalid sequence of code containing two like symbols separated by any of the other two 
types of symbols. Equivalent PCM errors was derived from the following expression for a 
duobinary PPM sequence of 0xC1/0yC1/0, 
 
   Errorx, y =
|𝑥−𝑦|
2
      (1)  
 
Equation (1) applies to both erasure of pulse 1 and 0. If the invalid sequence shown previously 
in section 2.2, table 2 then equation (1) resolves the invalid sequence and provides with correct 
number of equivalent PCM errors that will be produced.  
The probability of an erasure error, 𝑃𝑒𝑟, is 

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Where Vpk is the peak-signal voltage within the given time slot and the effect of ISI can be 
measured by determining the peak amplitude of the given pulse within the frame for certain 
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combinations of x and y. At low normalised fibre bandwidths there is very high probability of 
the peak of the signal to appear in the following time slot, as shown in Fig. 6, largely due to 
pulse dispersion. 
 
3.2 False Alarm Algorithm 
The probability of a false alarm error is given by 
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Threshold level, v, was used as a system variable which is defined by 
   
pk
d
v
v
v                        (6)   
where vd is the peak voltage of an isolated pulse and   is the decision voltage. Pulse shape and 
noise can be determined theoretically if the fibre bandwidth is known. 
 
Equivalent PCM errors was derived from the following expression  
 
   𝐸𝑟𝑟𝑜𝑟𝑥,𝑦 =
|𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦−1|
2
    (7) 
 
Number of valid combinations varies depending on type of false-alarm error, data sequence 
and the position of the error in the sequence. Therefore, for a false-alarm error of 0 in 1yC0 or 
1 in 0yC1, number of valid combinations are calculated using the following equations: 
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If position of error (k) is ODD, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = k+1       (8) 
If position of error (k) is EVEN, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = y-k+1      (9) 
For a false-alarm error of 0 in 0yC1 or 1 in 1yC0, number of valid combinations are calculated 
using the following equations: 
 
If position of error (k) is ODD, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = y-k+1       (10) 
If position of error (k) is EVEN, then  
    𝐶𝑜𝑚𝑏𝑖𝑛𝑎𝑡𝑖𝑜𝑛𝑠𝑥,𝑦 = k+1       (11) 
 
4. Mathematical Modelling and Performance 
Evaluation 
Mathematical simulation and representation of DuoPPM MLSD has been done in order to 
evaluate the performance of the system in Graded-Index (GI) POF channel. The reason for 
choosing this particular channel was that it is highly dispersive, and as has been proposed by 
the previous publication [8] that DuoPPM will perform better in dispersive channel with MLSD 
compared to digital PPM and Dicode PPM [1-4]. The impulse response of the GI-POF channels 
can be approximated to be a Gaussian distributed pulse shape [22]. The signal represented to 
the threshold detector of the system is similar to that of the Dicode PPM [3-4] as both systems 
have to be comparable for the purpose of analyses, due to their inherent coding mechanisms.  
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The signal is given by the following expression: 
 
           
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dtjHZ
qb
tv ppreo )exp()()(
2
)( 2          (12) 
 
This can be described as the pulse shape of a classical matched filter which is presented at the 
input of the threshold detector where b is the number of photons per pulse,   is the quantum 
efficiency of the detector, 𝑞 is the electronic charge and )(preZ  is the frequency dependent 
transimpedance of the preamplifier at the receiver. Variation of the received pulses is given by, 
α, which is directly linked to the fibre bandwidth [23] and given by 
   
n
b
f
T1874.0
       (13) 
where 𝑇𝑏 is the PCM bit time and 𝑓𝑛 is the fibre bandwidth normalised to the PCM data rate. 
A receiver system has been proposed in the previous publication [8] and the block diagram of 
the proposed receiver system is given in the Fig. 3 below. 
 
 
Fig. 3: Block diagram of the proposed DuoPPM receiver. 
  Appendix 1.2: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 212 
According to the proposed system given in Fig. 3, the mathematical system used for simulation 
implements an optical receiver with a limited-bandwidth which is given by, ωc, and a white 
noise spectrum at the output. Since a PIN photodiode has been used its shot noise is negligible 
for the system modelling purpose. Matched filter has been used a pre-detection filter and 
proportional derivative delay (PDD) network is optional to the receiver system and it has not 
been used in the simulation model before the signal being presented at the threshold detector. 
Noise that appears on the signal is similar to that of Dicode PPM and Multiple PPM [3-6] 
therefore has not been repeated here. 
In common with Dicode PPM, a threshold level, v, was used as a system variable defined by 
pk
d
v
v
v            (14)   
where vpk is the peak voltage of an isolated pulse and vd is the decision (threshold) voltage. 
The pulse shape and noise can be determined theoretically if the fibre bandwidth is known [3]. 
Simulations were performed to find the optimum value of vd that gave the minimum number 
of photons per pulse, b, for a specified error rate of 1 in 109.  
 
A 1 Gbit/s PCM data-rate system, operating at a wavelength of 650 nm and a photodiode 
quantum efficiency of 100% was considered. The preamplifier had a bandwidth of 10 GHz and 
white noise of 50 x 10-24 A2/Hz when referred to the input. The aforementioned parameters 
were obtained from a commercial device. Line coded PCM data was used so that n=10 and 
simulations were conducted on DuoPPM system operating with an MLSD. 
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5. Results and Discussion 
Results have been obtained and analysed to verify the performance of the modelled system 
operating with MLSD. Three key results have been presented in this section to make sufficient 
comparisons between DuoPPM and Dicode PPM. Fig. 4 shows the required number of photons 
per pulse with fibre bandwidth normalised between 0.46 and 100 for DuoPPM and Dicode 
operating with MLSD. It can be seen from the overall graph that DuoPPM outperforms Dicode 
PPM for low fibre bandwidths. However, at high fibre bandwidths the performance of both 
coding scheme is very similar although DuoPPM still holds slightly better performance than 
Dicode.    
 
    
Fig. 4: Comparison between DuoPPM and Dicode required photons/pulse as a function of 
normalised bandwidth, fn.  
0
5
10
15
20
25
30
35
40
45
0.1 1 10 100
P
h
o
to
n
s/
p
u
ls
e 
( 
x 
1
0
3 )
Normalised Bandwidth, fn
DuoPPM vs Dicode Photons/pulse for Pe=1x10-9
Duobinary PPM (DuoPPM) Dicode PPM (Dicode)
  Appendix 1.2: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 214 
Both coding systems are functionally operational at normalised fibre bandwidth as low as 0.46, 
however, it is not possible to go below this point as the pulses become highly dispersed and the 
threshold voltage required for detection is very high as can be seen from Fig. 6 compared to 
less dispersed pulses as shown in Fig. 5. At high bandwidth, photons per pulse required for 
DuoPPM is 1902 compared to 2114 of Dicode. These numbers are very similar at high 
bandwidths because the intersymbol interference (ISI) is favourably low and errors are pattern 
independent. Therefore, there the difference in error probabilities between 100 and 10 
normalised bandwidths is negligible.  
 
 
Fig. 5: Simulated pulse response at normalised bandwidth of 1 for the sequence 1C0 (amplitude 
normalised to a single isolated pulse). 
 
As the normalised bandwidths gets low down to 1 and below, DuoPPM performance advantage 
is significant as it needs considerably less photons per pulse, with 10.9 x 103 photons required 
compared to 14.3 x 103 needed for Dicode which results in a difference of 1.2 dB 
approximately. Below the normalised bandwidth of 1 the pulses become very dispersed which 
has direct effect on the performance of both systems as shown by figure 6.3 and 6.4. Pulse 
become dispersed so that the peaks spreads out in the adjacent slots and detection only possible 
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by the pulse remaining at the edge of the correct slots and the detection also requires very high 
threshold level. The lowest normalised bandwidth that the systems can be operable is down to 
0.46 where DuoPPM requires 27 x 103 photons per pulse compared to 40.3 x 103 required by 
Dicode.  
 
 
Fig. 6: Simulated pulse response at normalised bandwidth of 0.46 for the sequence 1C0C1 
(amplitude normalised to a single isolated pulse). 
 
Table 4 shows the required photons per pulse for DuoPPM system operating over specific 
normalised fibre bandwidths and the error probabilities in 1 x 10-10 for each type of error that 
has been discussed in section 2 and 3 previously. It has been shown that with the operation of 
MLSD wrong-slot errors can be eliminated thus the error probabilities and the overall 
sensitivity of the system is are dominated by the erasure and false-alarm errors. Probability of 
erasure for both 1 and 0 are same over the range of the bandwidths which is expected as has 
been discussed previously in section 2. However false-alarm of 1 is significantly higher as the 
bandwidth goes very low and contrastingly false-alarm of 0 becomes a non-occurring event. 
This is expected as well because at very low normalised fibre bandwidths the pulses are so 
dispersed that they spread out to the neighbouring frames and slots thus giving rise to the false-
  Appendix 1.2: Publications 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 216 
alarm error of 1 and for the same reasons the false-alarm error of 0 becomes non-existent. 
DuoPPM system has been able to operate down to 0.46 times the bit rate as shown in the Table 
4 and the system is inoperable below this due to very high threshold voltage as has been shown 
in Fig. 6. It is also noticeable that when DuoPPM is deployed for highly dispersive optical 
channels at very low normalised fibre bandwidths it must be operated with MLSD as non-
MLSD system will be highly unsuitable.         
 
Normalised link 
bandwidth (fn) 
100 10 1 0.5 0.46 
Photons per pulse 
(𝟏𝟎𝟑) 
1.9 4.03 10.9 23.19 27 
Threshold parameter, 
V 
0.4 0.49 0.58 0.89 0.975 
Error Probabilities  
(𝟏𝟎−𝟏𝟎) 
 
Erasure  
1 => C 
3.19 2.55 2.38 2.23 2.08 
Erasure 
0 => C  
3.19 2.55 2.38 2.23 2.08 
False Alarm 
C    =>  1 
1.31 2.25 2.43 5.54 5.84 
False Alarm 
C    =>  0 
2.32 2.74 2.81 0 0 
 
Table 4: Error probability results of DuoPPM system operating with MLSD at specific 
normalised link bandwidths. 
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6. Conclusions 
This paper has presented the maximum likelihood sequence detection system and algorithm 
that has been developed and implemented for the Duobinary PPM coding system. There are 
inherent properties of the coding scheme that dictate the correct and incorrect sequences of 
pulses that should be received and any deviation from these rules will result in detection of 
errors in the sequence. These properties of the coding scheme have been discussed both in 
general terms and mathematically in sections 2 and 3. From these naturally occurring correct 
sequences, algorithm has been developed for ease of understanding and practical 
implementation which is the next stage of the research. Using the MLSD for DuoPPM, wrong-
slot errors can be completely eliminated and the effect of erasure and false-alarm errors can be 
significantly reduced especially when operating at very low normalised fibre bandwidths. 
 
Mathematical modelling and simulations have been carried out with a wide-band receiver, 
matched filter and highly dispersive graded-index POF channel operating at a data rate of 1 
Gbps. The results have been presented and analysed in the previous section which shows that 
at low fibre bandwidths Duobinary PPM sensitivity outperforms Dicode PPM by 1.2 dB when 
operating with MLSD because it requires considerably less photons per pulse for pulse 
detection. At high fibre bandwidths photon counts for both DuoPPM and Dicode PPM are very 
similar as expected due to low ISI.  
 
Duobinary PPM can operate down to 0.46 times the bit rate at which it requires 27 x 103 
photons per pulse compared to 40.3 x 103 required by Dicode PPM, and this indicates 
significant improvement in performance. Considering the results presented in this paper it can 
be concluded that Duobinary PPM coding scheme with MLSD is an alternative that needs 
significant attention for further research to be used for highly dispersive optical channels.    
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SIMULATION AND TIMING ANALYSES OF VHDL MODELS OF 
CODER AND DECODER OF DUOBINARY PULSE POSITION 
MODULATION  
 
K. Mostafa, M.J.N. Sibley and P.J. Mather   
 University of Huddersfield, Queensgate, Huddersfield HD1 3DH, UK 
 
 
Abstract 
Duobinary Pulse Position Modulation (DuoPPM) has been proposed as an alternative novel 
coding scheme which manifests many advantages over currently existing PPM formats 
according to the preliminary results obtained from theory and simulations run by one of the 
authors, Sibley. It combines the bandwidth reduction of the three-level duobinary code with 
the dispersion characteristics of conventional PPM. This coding is intended to be implemented 
using VHDL (VHSIC hardware description language) and an FPGA (Field-programmable gate 
array) over Plastic Optical Fibre (POF). Nevertheless if the preliminary promises of this new 
coding scheme are fulfilled upon successful implementation, it may be adapted to high-speed 
optical communications links. For the first time, the original VHDL designs, simulation results 
and timing analyses of DuoPPM coder and decoder are presented in this paper. These design 
developments are the fundamental circuits required for further investigation of this proposed 
coding scheme.       
 
Keywords: Duobinary, DuoPPM, Coder, Decoder, VHDL, FPGA, Plastic optical fibre (POF) 
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1. Introduction 
 
Pulse Position Modulation (PPM) schemes has been established as a leading method of utilising 
bandwidth available in the optical fibres, with significant improvement in sensitivity compared 
to equivalent Pulse Code Modulation (PCM) [1-3]. Various schemes of PPM have been 
proposed and investigated in the past for use in optical communications links [1-9]. Some of 
these PPM schemes can be attractive and suitable to implement for use in glass fibre or direct 
line of sight networks where bandwidth is not a concern, but unfortunately these optical 
communications links are expensive and not suitable for everyday use such as home networks, 
industrial networks and many other potentially direct consumer applications. 
 
The authors introduce a novel coding technique that combines dibit, an alternative form of a 
tertiary code sometimes used in magnetic recording, and digital PPM to form DuoPPM. 
DuoPPM operates at only two times faster than that of the original PCM data rate, thus reducing 
the bandwidth, making it a potentially attractive coding scheme for Plastic Optical Fibre (POF) 
which suffers from low bandwidth; and high dispersion and attenuation because of the material 
[10-12]. Siemens AG (2007) [13] claimed to successfully achieve 1 Gbit/s data rate over POF 
for 100 meter long distance using Quadrature Amplitude Modulation (QAM). This claim may 
prove to be significant as it proves that with the rapid development in POF material and related 
technologies, it can achieve sufficiently high bandwidth to cater for increasingly high speed 
consumer demands.  
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PCM data coded by DuoPPM scheme is as follows: a PCM data transition from zero to zero 
produces a pulse in slot 0 and a one to one transition produces a pulse in slot 1 (fig 1.1). No 
pulses are transmitted during PCM data transitions of one to zero and zero to one and these 
frames are denoted as C (change). Table 1 shows the DuoPPM symbol alphabet. As there are 
four symbols, each symbol has a probability of 1 4⁄ . However, the probability of a change 
sequence (C) is 1 2⁄  as it occurs with both one to zero and zero to one transitions of PCM 
sequence. A typical DuoPPM sequence would be 0, xC, 1 with probability of 1 4⁄ , (1/2)
𝑥 and 
1
2⁄  respectively. 
 
As only two slots are used to transmit one bit of PCM data, the data rate is two times that of 
the original PCM, thus the speed has been significantly reduced compared to digital PPM. For 
the first time, original VHDL hardware designs of DuoPPM coder and decoder will be 
presented and analysed in this paper.  
 
2. DuoPPM Coder and Decoder  
 
As this is a novel coding scheme, no previous references of coder or decoder construction of 
such types have been found. Therefore, these circuits had to be designed, developed and 
implemented using VHDL and FPGA in order to carry out further investigation of the DuoPPM 
scheme. First of all, the circuits were designed and simulated for functional verification and 
functional verification does not consider FPGA delays (fan-out, inertial delay, propagation 
delay, gate delay etc.). All delays were considered and compensated for FPGA implementation 
after the functional simulations were successfully completed for both circuits. As the bit rate 
of the data to be coded was at a high frequency (120 Mbit/s), Altera Cyclone® II FPGA was 
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the targeted device for the experimental implementation of the design; and timing analyses 
were successfully completed for the targeted device.   
 
2.1 DuoPPM Coder 
The DuoPPM coder is the part of a DuoPPM system that converts any PCM sequences into 
sequences that contain the DuoPPM symbols (Table 1). The PCM sequences were generated 
randomly by a Pseudo Random Binary Sequence (PRBS) generator. The PRBS generator was 
designed and implemented using VHDL language (Fig. 2.1) and the output of this PRBS block 
was used as the input of DuoPPM coder. The logic components that have been used to complete 
this DuoPPM coder are one D-type Flip-Flop (DFF), one NOR gate, 1 OR gate, one NOT gate 
and three AND gates. DFF delays the PCM sequence by half the clock cycle, the output of 
which is used with original PCM sequence to produce pulses at slots 0 and 1. Both original and 
delayed PCM sequences are then used as inputs to an AND gate and NOR gate. The use of 
clock signal and inverted clock signal are required to retime the DuoPPM pulse sequences for 
slot 0 and slot 1.The output of the AND gate then used as one of the two inputs of another AND 
gate along with the clock signal; and the output of the NOR gate is used as one of the two 
inputs of an AND gate along with inverted clock signal to produce pulses at slot 0 and slot 1. 
The outputs of the last two AND gates were then fed to the inputs of an OR gate that combines 
the signals to get the required DuoPPM coded sequences which have been converted from 
original PCM sequences.                                                      
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2.2 DuoPPM Decoder 
Theoretically, it is understood by engineers that a decoder could be constructed by using 
reverse design procedure of the coder. Nevertheless, in this case using the reverse design 
method produced incorrectly decoded PCM sequences because during PCM transitions of 1 to 
0 and 0 to 1 no pulses were produced (Table 1). Therefore, decoding the parts of DuoPPM 
sequence when no pulses were available had to be carefully considered to decode the correct 
PCM sequence. There are two probable PCM sequences when no DuoPPM pulses were 
received consecutively: PCM transition of 1 to 0 and PCM transition of 0 to 1. This decision 
can be made if the position of the most recently received pulse, before the sequence of no pulse 
(C), is known. If the most recently received pulse is in slot 0 then the PCM sequence will be 1, 
0, 1, 0…and so on; and if it is in slot 1 then the PCM sequence will be 0, 1, 0, 1…and so on. 
Therefore, a temporary memory block had to be designed using D-Type Flip-flops (DFF) and 
logic gates to store the most recently received DuoPPM pulse position. The logic components 
that have been used to complete the DuoPPM decoder are 12 DFFs, 6 XOR gates, 2 NOT gates, 
1 XNOR gate, 2 NAND gates and 8 AND gates. The complexity of the decoder design 
increased due to be able to correctly decode PCM sequences when there were no pulses (C) 
received in DuoPPM sequence. 
 
3. Simulation Results of Coder and Decoder 
 
3.1 Simulation Results of DuoPPM Coder 
Running the system with PRBS sequences as PCM input sequence is shown in figure 3.1 
operating at 120MHz clock frequency. As it can be observed (fig 3.1) that the coded DuoPPM 
sequence for the input PCM sequence (PRBS) was as expected (table 1) according to the theory 
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of this coding scheme. Figure 3.1 clearly demonstrates that consecutive PCM bits of 1 produce 
pulses at slot 1 of the DuoPPM frame at the beginning of the second half of a clock period and 
consecutive PCM bits of 0 produce pulses at slot 0 of the DuoPPM frame at the beginning of a 
clock period for half a clock cycle.   
 
3.2 Simulation Results of DuoPPM Decoder 
Designed decoder of the system was tested by operating at the same frequency as the coder, 
120MHz. Input DuoPPM sequences were taken from the output of the coder and the final 
decoded PCM sequence was compared with the input PCM (PRBS) sequence of the coder for 
functional verification of the decoder. Simulation result of the decoded output waveform is 
shown in figure 3.2. As expected the start edge of every decoded PCM pulse starts when the 
clock period starts. Figure 3.3 shows the simulation result of the complete system (coder and 
decoder) where coded DuoPPM is used as input of the decoder and the decoded PCM sequence 
can be observed. From the comparison of the PCM input sequence of the coder and the decoded 
PCM output sequence of the decoder it can be seen that the DuoPPM sequence has been 
correctly decoded back to PCM sequence. The short delay that appears between these two 
sequences is a result of the DFF delay in the decoder. Further checks were carried out to 
confirm the validity of the decoder output by using an XOR gate as Bit Error Rate Test (BERT) 
device. Both coder input PCM sequence and decoder PCM output sequence were synchronised 
and used as inputs of the XOR gate and no errors were registered.      
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4. Timing Analyses of Coder and Decoder 
 
4.1 Timing Analyses of DuoPPM Coder and Decoder 
In order to practically implement the designed coder and decoder on an FPGA timing analysis 
on all logic circuits needed to be completed since functional simulation does not consider any 
timing delays. First of all, the delays were identified for both circuits and required measures 
had to be taken to either remove the delays or if they were not removable then measures had to 
be taken to compensate for the existing delays as the signals need to be synchronised with the 
clock signals to produce correct outputs. Main types of delays identified for the circuits were 
inertia delay which is inherent in FPGA, transport delay (propagation delay), gate delays, fan-
out and clock skew. Most of the delays were compensated by using DFFs that produce more 
delay to make the signals synchronised with required signals. The delays in coder circuit were 
compensated using additional logic elements of 3 DFFs, 1 OR gate and 1 NOR gate. Existing 
delays in the decoder circuit were compensated with the use of 19 additional DFFs. For 
functional simulation, 120MHz clock was used which is the frequency for PCM. But for 
practical timing analysis it was determined that two different clock frequencies were required: 
one 240MHz clock for DuoPPM as it runs at the data rate two times that of PCM thus PCM 
requires a 120MHz clock. Phase-locked Loop (PLL) was used to process the external 240MHz 
clock signal and it produces two output clock signals of 120MHz and 240MHz; and both output 
clock signals were source synchronised. The clock signals had to available throughout both 
circuits as dedicated clock signals to avoid any delays related to clock skew. Therefore, the 
clock signals were routed in the circuits as GLOBAL signals available approximately at the 
same time at different components minimising the effects of clock skew. If the clock signals 
are not routed as GLOBAL signals then FPGA will consider them as general signals and this 
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may cause, in synchronous circuits, the signals to arrive at different components at different 
times causing erroneous outputs from logic components.        
 
4.2 Timing Analyses Measurements of DuoPPM Coder and 
Decoder 
Figure 4.1 shows the complete circuit block schematic after design analyses were completed 
and input/output pins were assigned which will be implemented on FPGA. As it can be seen, a 
PLL circuit block was added for clock division and source synchronisation of the clock signals. 
This PLL can also be used during further investigation of slot and frame synchronisation and 
clock extraction for the received DuoPPM sequence. An MLSD error detector and corrector 
was also constructed using an original algorithm for this coding scheme which can also be seen 
from figure 4.1. As it can be observed from the timing analysis output waveform in figure 4.2 
that the PLL, coder, decoder and MLSD error detector and corrector produces correct results 
at each stage of the circuit by compensating or removing all types of delays. It is also noticeable 
from figure 4.1 that there is delay of approximately 217ns from received DuoPPM sequence to 
the decoded PCM sequence. Most of this delay is due to MLSD error detector and corrector’s 
register buffer and the rest is due to the delay compensation in the decoder.  
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5. Conclusions 
 
The design and development of DuoPPM coder and decoder have been presented in this paper 
for the first time. Theoretical representations of DuoPPM coder and decoder waveforms and 
VHDL design simulation outputs haven shown. Two fundamental and essential parts of the 
system, coder and decoder, have been developed and further investigation on DuoPPM scheme 
can be carried out using these circuits.  
 
References 
 
1. Sibley, M.J.N.: “Dicode pulse-position modulation: a novel coding scheme for optical-fibre 
communications”, IEEE Proc., Optoelectron., 2003, 150, (2), pp. 125-131. 
2. Sibley, M.: “Performance analysis of a dicode PPM system, operating over plastic optical 
fibre, using maximum likelihood sequence detection”, IEEE Proc., Optoelectron., 2005, 152, 
(6), pp. 337-343. 
3. Sibley, M.: “Suboptimal filtering in a zero-guard, dicode PPM system operating over 
dispersive optical channels”, IEEE Proc., Optoelectron., 2005, 151, (4), pp. 237-243. 
4. Charitopoulos, R. A., and Sibley, M. J. N.: “Experimental Coder/Decoder of Dicode Pulse 
Position Modulation”, School of Computing and Engineering Researchers’ Conference, 
University of Huddersfield, 2009, pp. 124-129. 
5. Charitopoulos, R. A., and Sibley, M. J. N.: “Power Spectral Density of Dicode Pulse Position 
Modulation”, School of Computing and Engineering Researchers’ Conference, University of 
Huddersfield, Dec. 2006. 
Appendix 1.3: Computing and Engineering Researcher’s Conference, University of Huddersfield, 2013 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 231 
6. Cryan, R.A. and Sibley, M.J.N.: “Minimising intersymbol interference in optical-fibre 
Dicode PPM systems”, IEE Proc., Optoelectron., 2006, 153, (3), pp. 93-99. 
7. Charitopoulos, R.A. and Sibley, M.J.N.: “Experimental verification of the power spectral 
density of dicode PPM with practical impairments”, IET Optoelectron., 2011, 5, (6), pp. 233-
240. 
8. Charitopoulos, R.A. and Sibley, M.J.N.: “Slot and frame synchronisation in dicode pulse-
position modulation”, IET Optoelectron., 2010, 4, (4), pp. 174–182. 
9. Charitopoulos, R.A., Sibley, M.J.N. and Mather, P.J.: “Maximum likelihood sequence 
detector for dicode pulse position modulation”, IET Optoelectron., 2011, 5, (6), pp. 261-264. 
10. Sibley, M.J.N. (1995): “Optical Communications”, Second Edition, Macmillan, Chapter 2, 
pp. 6-74. 
11. Senior, M.J. (1992): “Optical Fiber Communications: Principles and Practice”, Second 
Edition, Prentice Hall, Chapter 4, pp. 178-199. 
12. Elliott, B. and Gilmore, M. (2002): “Fiber Optic Cabling”, Second Edition, Newnes, 
Chapter 2-3, pp. 52-53, 66-71.  
13. Corporate Communications, Siemens AG.: “Plastic cable with gigabit data rates”, 
Corporate Technology Press Release, Munich, 2007. 
 
Appendix 1.3: Computing and Engineering Researcher’s Conference, University of Huddersfield, 2013 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 232 
 
 Fig. 1.1: Conversion of PCM data (top trace) to DuoPPM (bottom trace). 
 
 
 
Table 1: DuoPPM symbol alphabet. 
 
 
Fig. 2.1: VHDL coder and decoder block diagram schematic of DuoPPM decoder circuit. 
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Fig. 3.1: VHDL coder simulation output waveform. 
 
 
 
 
 
Fig. 3.2: VHDL decoder simulation output waveform. 
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Fig. 3.3: VHDL coder and decoder simulation output waveform. 
 
 
Fig. 4.1: Complete DuoPPM system after timing analysis (coder, decoder and MLSD error detector). 
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Fig. 4.2: Complete DuoPPM system timing analysis output waveform (coder and decoder). 
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Appendix 2 
Appendix 2.1: DuoPPM Mathcad Simulation Model 
(Non-MLSD) 
Complete Mathcad simulation file for the DuoPPM system (non-MLSD) is presented in this 
appendix. The key features are characterised by Gaussian shaped pulses, noise-whitening 
matched filter and central decision detection without the aid of MLSD.   
 
 
 
 
 
 
 
 
 
 
 
 
 
DuoPPM using Gaussian shaped pulses, matched filter 
and central decision detection without MLSD 
 
Set up the scan limits 
 
 This gives the row of the matrix 
 This gives the column of the matrix 
Preamplifier terms 
 Preamp bandwidth 
 Preamp noise at input - double sided Philips CGY2110CU 
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Determine the peak pulse amplitude - ISOLATED PULSE 
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Error sources 
Erasure  
Erasure - Erasure of middle symbol in 0 xC 1/0 yC 1/0 
 Clearly x=0 and y=0 gives 0 errors 
x=0 and y>=1 is a special case for ISI Find the amplitude of the zero pulse in 00yCI 
 
 
  
 
 
 
  
Err x y( )
x y
2

t 2 1.99 8
Q
i
q
I0 tpo  I0 tpo 2  vth
i
 
So noise
 Q
7
1.584 10
4

Errors
0
n 1
y
1
4
1
2






0

1
2







1
2






y

1
2
 Err 0 y( )







1
4
1
2






0

1
2







1
2






n
 1 Err 0 n( )
















Errors 0.062
erfc
b Q
5

2






0.425
Per00yC b i( ) Errors
1
2
erfc
b Q
i

2













 Per00y Cb 0( ) 0.013
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Erasure of middle symbol in 0 xC 1/0 yC 1/0 with x=1 to n & y=0 to n 
 
 
 
  
  
Erasure of middle symbol in 1 xC 0 yC 1 for both instances are identical to what  
has already been calculated 
  
False Alarm  
False 0 following a 1 at some time 
k = ODD combinations = k+1  
K = EVEN combinations = x-k+1 
 
Errors = (combs-1)/2 
 
 
 
 
 
Q
i
q
I0 tpo  vi I0 tpo  
So noise

Errors
1
n 1
x 0
n 1
y
1
4
1
2






x

1
2

1
2






y

1
2
 Err x y( )







1
4
1
2






x

1
2

1
2






n
 1 Err x n( )










0
n 1
y
1
4
1
2






n
 1
1
2






y

1
2
 Err n y( )







1
4
1
2






n
 1
1
2






n
 1 Err n n( )

























Errors 0.104
Per0xSyS b i( ) Errors
1
2
erfc
b Q
i

2













 Per0xSy Sb 0( ) 0.039
Per0 b i( ) Per00y Cb i( ) Per0xSy Sb i( ) Per0 b 0( ) 0.052
Pee r b i( ) 2 Per0 b i( ) Pee r b 0( ) 0.105
odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
k 1 1
2

even k( )
k
2
trunc
k
2






 0
Erreven x y k( )
x k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
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 Errors 0.016
0 yC 1 xC 0: x=1, k=1 condition is special - ISI from pulse 1 spilling into the slot 0 of C 
 
 
 
 
 
 
 
x=2..n, k=1 condition is special - ISI from pulse 1 spilling into the slot 0 of C 
 
 
t 2 1.99 8
Q
i
q
vth
i
I0 1 tpo  I0 1 tpo 3  
So noise

Errors
1
n 1
y
1
2






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1
4

1
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





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 Err 1 y 1( )



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
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





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4

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2






n
 Err 1 n 1( )
















Errors 0.016
Pfalse0in1C0 b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse0in1C0b 0( ) 6.215 10
3

Errors
2
n 1
x 1
n 1
y
1
2






x 1
1
4

1
2






y 1
 Err x y 1( )







1
2






x 1
1
4

1
2






n
 Err x n 1( )

















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y
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2






n
1
4

1
2






y 1
 Err n y 1( )







1
2






n
1
4







1
2






n
 Err n n 1( )























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Errors 0.058
 
 
 
x=2..n, k=2..x condition  
 
 
 
 
 
 
 
False 1 following a 0 at some time 
k = ODD combinations = k+1  
K = EVEN combinations = y-k+1 
 
Errors = (combs-1)/2 in x+y+4 PCM bits 
 
 
 
Q
i
q
vth
i
I0 1 tpo  
So noise

Pfalse0in1xC0 b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse0in1xC0b 0( ) 3.482 10
3

Errors
1
n 1
y 2
n 1
x 2
x
k
1
2






x 1
1
4
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1
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


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





 2
n
k
1
2






n
1
4

1
2






y 1
 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






n
 Err x n k( )








 2
n
k
1
2






n
1
4

1
2






n
 Err n n k( )
























Q
i
q
vth
i
So noise

Pfalse0post1 b i( ) Errors
1
2
 erfc
b Q
i

2







Pfalse0post1b 0( ) 1.521 10
4

Pef0post1b i( ) Pfalse0in1C0b i( ) Pfalse0in1xC0b i( ) Pfalse0post1b i( )
Pef0post1b 0( ) 9.85 10
3

odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
k 1 1
2

even k( )
k
2
trunc
k
2






 0
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0C1: y=1 - ISI from pulse 0 spilling into the slot 1 of the same frame, no violation occurs as due to 
central decision detection the pulse will be first detected in slot 0 (as it is still present in slot 0) and 
decoder will stop once a pulse has been received thus no effect of the spilled pulse in slot 1  
However, y=1, k=1 condition is special - noise can cause a threshold crossing event in C 
 
 
 
  
0yC1: y=2..n - ISI from pulse 0 spilling into the slot 1 of the same frame will be detected the same 
way mentioned above thus no effect of the spilled pulse in slot 1  
However, y=2..n, k=1 condition is special - noise can cause a threshold crossing event in the first 
C immediately after 0 
Erreven x y k( )
y k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
t 2 1.99 8
2 1.5 1 0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 7.5 8
0
2 10
8

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8

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8

8 10
8

I0 t( ) I0 t 5( )
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t
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




x 1
1
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
1
2






1 1
 Err x 1 1( )







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





n
1
4

1
2






1 1
 Err n 1 1( )
















Errors 0.016
Q
i
q
vth
i
I0 3 tpo  I0 3 tpo 5  
So noise

Pfalse1in0C1 b i( ) Errors
1
2
erfc
b Q
i

2













 Pfalse1in0C1b 0( ) 2.017 10
4

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Errors 0.016
Errors 0.022
 
 
 
 
 
y=2..n, k=2..x condition 
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

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
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
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
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
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










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
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
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
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






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vth
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
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 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2





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
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






Q
i
q
vth
i
So noise

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




Pfalse1post0b 0( ) 5.849 10
5

Pef1post0b i( ) Pfalse1in0C1b i( ) Pfalse1in0y C1b i( ) Pfalse1post0b i( )
Pef1post0b 0( ) 3.093 10
4

Pefdiffb i( ) Pef0post1b i( ) Pef1post0b i( )
Pefdiffb 0( ) 0.01
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False 0 following a 0 at some time 
k = ODD combinations = x-k+1  
K = EVEN combinations = k+1 
 
Errors = (combs-1)/2 
 
 
 
 
 
 
 
00 yC 1: y=1, k=1 - if ther is false alarm of 0 in C slot following 0 (1xC001) then there will be zero 
errors as there's only one possible correct combination of the aforementioned error which will be 
corrected by MLSD. 
1 xC 0 yC 1: if y=2..n then K>=2 thus this condition can be covered by the following condition of 
y=2..n, k=2..x  
y=2..n, k=2..x condition 
odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
x k 1 1
2

even k( )
k
2
trunc
k
2






 0
Erreven x y k( )
k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
t 2 1.99 8
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Errors 0.033
 
 
 
 
 
 
 
False 1 following a 1 at some time 
k = ODD combinations = y-k+1  
K = EVEN combinations = k+1 
 
Errors = (combs-1)/2 in x+y+4 PCM bits 
 
 
 
 
 
 
 
 
 
Errors
2
n 1
y 2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






y 1
 Err x y k( )








 2
n
k
1
2






n
1
4

1
2






y 1
 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






n
 Err x n k( )








 2
n
k
1
2






n
1
4

1
2






n
 Err n n k( )
























Q
i
q
vth
i
So noise

Pfalse0post0 b i( ) Errors
1
2
 erfc
b Q
i

2







Pfalse0post0b 0( ) 8.547 10
5

Pef0post0b i( ) Pfalse0post0b i( )
Pef0post0b 0( ) 8.547 10
5

odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
y k 1 1
2

Erreven x y k( )
k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
even k( )
k
2
trunc
k
2






 0
t 2 1.99 8
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Errors
1
n 1
y 2
n 1
x 2
x
k
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2






x 1
1
4

1
2



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
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y 1
 Err x y k( )
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
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

 2
n
k
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2






n
1
4

1
2






y 1
 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






n
 Err x n k( )








 2
n
k
1
2






n
1
4

1
2






n
 Err n n k( )
























Q
i
q
vth
i
So noise

 
x=2..n, k=2..x condition 
 
1C0: x=1, k=1 - in this condition ISI from 1 pulse spilling into the C frame - this will be 
detected as a false 0 and will generate zero errors as there's only one possible correct 
combination of the aforementioned error which will be corrected by MLSD. 
if x=2..n then K>=2 thus this condition can be covered by the following condition of 
x=2..n, k=2..x  
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Errors 0.038
 
 
 
 
 
 
 
  
 
 Set for 1 in 10^9 errors 
 Find the root to give 1 in 10^9 
 
 
Pfalse1post1 b i( ) Errors
1
2
 erfc
b Q
i

2







Pfalse1post1b 0( ) 1.001 10
4

Pef1post1b i( ) Pfalse1post1b i( )
Pef1post1b 0( ) 1.001 10
4

Pefsameb i( ) Pef0post0b i( ) Pef1post1b i( )
Pefsa meb 0( ) 1.855 10
4

Pef b i( ) Pefdiffb i( ) Pefsameb i( )
Pef b i( )
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
-39.997·10
-39.959·10
-39.921·10
-39.883·10
-39.845·10
-39.807·10
...
 Pee r b i( )
0.105
0.105
0.105
0.106
0.106
0.106
0.107
0.107
0.107
0.108
0.108
0.109
0.109
0.109
0.11
...

Peb b i( ) Pee r b i( ) Pef b i( )
pc b i( ) log Peb b i( ) 10
3


 6




a
i
root pc b i( ) b( )
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minimum mina( )
minimum 9.892 10
4

 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
  
 
a
i
51.02·10
51.009·10
49.999·10
49.93·10
49.893·10
49.892·10
49.927·10
49.99·10
51.007·10
51.017·10
51.028·10
51.039·10
51.051·10
51.063·10
51.075·10
...

0 1 2 3 4 5 6 7 8 9 101112 131415161718 19
9.5 10
4

1 10
5

1.05 10
5

1.1 10
5

1.15 10
5

1.2 10
5

ai
i
b 5 10
3

b minimum
dBm 10 log b
photon_energy
10
3

n 1
2 2( ) n






 B





dBm 24.571
dBmguardslots 10 log b
photon_energy
10
3

n 1
4 2( ) n






 B





dBmguardslots 27.581
i 7
v
i
0.907
minimum10
3
 98.924
Pee r b i( ) 10
9
 1.176 Pef b i( ) 10
9
 0.216
Per0 b i( ) 10
10
 5.882 Pef0post1b i( ) Pef0post0b i( )  10
10
 2.156
Pef1post1b i( ) Pef1post0b i( )  10
10
 0
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 SA5212A - Phillips 
140MHz b/w 
155Mbit/s data 
 
 TZA 3043 - Phillips 
1.2GHz b/w 
1Gbit/s data 
 
PCM155M 10 log
6
1 10
3

2 6.8 10
24
 0.564 155 10
6








PCM155M 36.843
PCM1G 10 log
6
1 10
3

2 16 10
24
 0.564 1 10
9








PCM1G 30.936
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Appendix 2.2  
DuoPPM Non-MLSD Mathcad Results 
DuoPPM, dicode PPM (DiPPM), digital PPM (DPPM) and optimised PPM (opt) results. 
 
 
 
 
 
 
 
 
The above results are for 155 Mbps data rate. 
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






 DuoPPM155
50.468
50.403
50.215
50.203
49.975
49.873
49.611
49.228
48.602
47.327
47.116
46.876
46.6
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Fig. A2 - 2.1: Comparison of DuoPPM, dicode PPM (DiPPM), digital PPM (DPPM) and 
optimised PPM (opt) sensitivities at 155 Mbps data rate. 
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The above results are for 1 Gbps data rate. 
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43.603
43.306
42.878
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


































 opt1G
44.079
43.991
43.886
43.757
43.595
43.383
43.096
42.678
42.009
40.589
40.016
39.583
39.306
38.959
38.021
37.346
36.18
34.5
33.019
30.606

























































opt1G
20
10
9
8
7
6
5
4
3
2
1.5
1
42.009
40.589
40.016
39.583
39.306
38.959
38.021
37.346
36.18
34.5
33.019
30.606
7
7
7
6
6
6
6
5
5
4
3
3
0.8
0.8
0.8
0.7
0.8
0.8
0.8
0.8
0.8
0.8
0.8
0.8



































                                                                            Appendix 2.2: DuoPPM Non-MLSD Mathcad Results 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 254 
 
 
Fig. A2 - 2.2: Comparison of DuoPPM, dicode PPM (DiPPM), digital PPM (DPPM) and 
optimised PPM (opt) sensitivities at 1 Gbps data rate. 
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Appendix 2.3  
DuoPPM MLSD Simulation Model 
Complete Mathcad simulation file for the DuoPPM system MLSD is presented in this 
appendix. The key features are characterised by Gaussian shaped pulses, noise-whitening 
matched filter and central decision detection with the aid of MLSD.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
DuoPPM Standard MLSD Central Decision Detection: 
Matched Filter and APD FN=0.43 
 
 This gives the row of the matrix 
 This gives the column of the matrix 
Preamplifier terms 
 Preamp bandwidth 
 Preamp noise at input - double sided 
 Bit rate 
 PCM bit time 
 Slot time 
 Quantum energy 
 This is the wavelength of operation 
 
v
i
voff
i
range

x 0 n
y 0 n
fp 10 10
9

So 50 10
24

B 1 10
9

Tb
1
B

Ts
Tb
2

q 1.610
19

 1.5510
6

photon_energy
6.6310
34
 3 10
8



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Pulse shape terms 
  
 
 
  
  
 
 
 
Ro
q
photon_energy
 Ro 1.247

0.1874Tb
fn

n
0.1874Tb
fn Ts

c 2  fp cn 2  fp Ts
R  Rn

Ts

Pulse t( )
1
2  n Ts
exp
t
2

2 n
2










t 1 0.99 1
1 0.5 0 0.5 1
4 10
8

5 10
8

6 10
8

7 10
8

8 10
8

9 10
8

1 10
9

Pulse t( )
t
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Pulse shape 
Matched filter only 
 
 
 
 
 
 
 
  
I0 t( )
cn
2 Ts
exp n cn 
2


 exp cn t  erfc n cn
t
2 n






I1 t( )
1
2
cn
2
Ts
 exp n
2
cn
2


 exp cn t  1 erf n cn
1
2
t
n











1
2
cn
Ts
 exp n
2
cn
2



exp cn t 

1
2







exp n cn
1
2
t
n





2







n


I0 t( ) .11283791670955125739 n cn
20. n
4
 cn
2
 20. n
2
 cn t 5. t
2
 7. n
2



2. n
2
 cn t




3
Ts






 exp .25000000000000000000
t
2
n
2










I1 t( ) 5.641895835477562869510
2
 40 n
6
 cn
2
 1 cn t  n
4
cn t 60 cn t 26 
3. n
2
 t
2
 30 n
2
 cn t
3
 5 t
4
 42 n
4








 exp
t
2 n






2








cn
2 n
2
 cn t




4
n Ts

t 2 1.99 2
noise I0 0( ) noise 6.47 10
8

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Determine the peak pulse amplitude - ISOLATED PULSE 
Peak pulse amplitude - isolated pulse 
 
 
This is the peak time for pulse in slot 0  
as a function of x and y 
 
Determine the decision time 
Threshold level - isolated pulse 
 
 
 
 
This is the decision level voltage 
 
Modify peak of single pulse 
 
 
 
 
 
tpmin 0.032tpoo t tpmin
tp root I1 t( ) Ts
2
 t


tp

tpoo 0.032
tg 0.477
ttho
i
t tg
t root I0 t( ) vi
I0 tpoo   t 
t

ttho
0
0.246
vth
i
I0 ttho
i





td0
i
ttho
i

tp if tpoo ttho
0
 0.5 1



ttho
0
0.5



 tpoo




tp 0.032
tpo tp
tpo 0.032
tpo ttho
0
 0.5 0.777
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t 2 1.99 2
t 2 1.99 8
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Pulse definitions 
 
 
 
 
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
vo3 a b c t( ) I0 t a( ) I0 t b( ) I0 t c( )
vo2 a b t( ) I0 t a( ) I0 t b( )
vone3 a b c t( ) I1 t a( ) I1 t b( ) I1 t c( )
vone2 a b t( ) I1 t a( ) I1 t b( )
vo1C0CC0 t( ) vo3 3 0 7 t( ) vone1C0CC0 t( ) vone3 3 0 7 t( )
vo1C0C1 t( ) vo3 3 0 4 t( ) vone1C0C1 t( ) vone3 3 0 4 t( )
vo11CC1 t( ) vo3 2 0 6 t( ) vone11CC1 t( ) vone3 2 0 6 t( )
vo1C00 t( ) vo3 3 0 2 t( ) vone1C00 t( ) vone3 3 0 2 t( )
vo11C0 t( ) vo3 2 0 3 t( ) vone11C0 t( ) vone3 2 0 3 t( )
vo111 t( ) vo3 2 0 2 t( ) vone111 t( ) vone3 2 0 2 t( )
vo1CC1 t( ) vo2 0 6 t( ) vone1CC1 t( ) vone2 0 6 t( )
vo1C0 t( ) vo2 0 3 t( ) vone1C0 t( ) vone2 0 3 t( )
vo11 t( ) vo2 2 0 t( ) vone11 t( ) vone2 2 0 t( )
vo0C1CC1 t( ) vo3 5 0 6 t( ) vone0C1CC1 t( ) vone3 5 0 6 t( )
vo0C1C0 t( ) vo3 5 0 3 t( ) vone0C1C0 t( ) vone3 5 0 3 t( )
vo00CC0 t( ) vo3 2 0 6 t( ) vone00CC0 t( ) vone3 2 0 6 t( )
vo0C11 t( ) vo3 5 0 2 t( ) vone0C11 t( ) vone3 5 0 2 t( )
vo00C1 t( ) vo3 2 0 5 t( ) vone00C1 t( ) vone3 2 0 5 t( )
vo000 t( ) vo3 2 0 2 t( ) vone000 t( ) vone3 2 0 2 t( )
vo0CC0 t( ) vo2 6 0 t( ) vone0CC0 t( ) vone2 6 0 t( )
vo0C1 t( ) vo2 5 0 t( ) vone0C1 t( ) vone2 5 0 t( )
vo00 t( ) vo2 0 2 t( ) vone00 t( ) vone2 0 2 t( )
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Peak value times 
 
 
  
t 8 7.99 8
tp3 a b c tpmin  t tpmin
tpeak root
t
vo3 a b c t( ) Ts
3



d
d
t







tp if tpeak ttho
0
 0.5 1



ttho
0
0.5



 tpeak




tp

tp2 a b tpmin  t tpmin
tpeak root
t
vo2 a b t( ) Ts
3



d
d
t







tp if tpeak ttho
0
 0.5 1



ttho
0
0.5



 tpeak




tp

tg2 0.007 tg3 0.0125
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Tp1C0CC0 tp3 3 0 7 tg3  Tp1C0CC0 ttho
0
 0.5 0.554
Tp1C0C1 tp3 3 0 4 tg3  Tp1C0C1 ttho
0
 0.5 0.573
Tp11CC1 tp3 2 0 6 tg3  Tp11CC1 ttho
0
 0.5 0.222
Tp1C00 tp3 3 0 2 tg3  Tp1C00 ttho
0
 0.5 1
Tp11C0 tp3 2 0 3 tg3  Tp11C0 ttho
0
 0.5 0.175
Tp111 tp3 2 0 2 tg3  Tp111 ttho
0
 0.5 0.778
Tp1CC1 tp2 0 6 tg3  Tp1CC1 ttho
0
 0.5 0.778
Tp1C0 tp2 0 3 tg3  Tp1C0 ttho
0
 0.5 1
Tp11 tp2 2 0 tg2  Tp11 ttho
0
 0.5 0.753
Tp0C1CC1 tp3 5 0 6 tg3  Tp0C1CC1 ttho
0
 0.5 0.776 Tp0C1CC1 0.031
Tp0C1C0 tp3 5 0 3 tg3  Tp0C1C0 ttho
0
 0.5 1
Tp00CC0 tp3 2 0 6 tg3  Tp00CC0 ttho
0
 0.5 0.222
Tp00CC0 0.968
Tp0C11 tp3 5 0 2 tg3  Tp0C11 ttho
0
 0.5 1
Tp0C11 0.254
Tp00C1 tp3 2 0 5 tg3  Tp00C1 ttho
0
 0.5 0.222
Tp000 tp3 2 0 2 tg3  Tp000 ttho
0
 0.5 0.778
Tp0CC0 tp2 6 0 tg2  Tp0CC0 ttho
0
 0.5 0.753
Tp0CC0 7.007 10
3

Tp0C1 tp2 5 0 tg2  Tp0C1 ttho
0
 0.5 0.753
Tp00 tp2 0 2 tg3  Tp00 ttho
0
 0.5 1 Tp00 0.254
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Error sources 
Erasure  
Erasure - Erasure of middle symbol in 0 xC 1/0 yC 1/0 
 Clearly x=0 and y=0 gives 0 errors 
x=0 and y>=1 is a special case for ISI 
 
 
 
OK 
 
 
Err x y( )
x y
2

t 2 1.99 8
Q
i
q
vo00C1 Tp00C1  vth
i

So noise

Errors
0
n 1
y
1
4
1
2






0

1
2







1
2






y

1
2
 Err 0 y( )







1
4
1
2






0

1
2







1
2






n
 1 Err 0 n( )
















Errors 0.062
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Erasure of middle symbol in 0 xC 1/0 yC 1/0 with x=1 to n & y=0 to n 
 
 
 
  
  
Erasure of middle symbol in 1 xC 0 yC 1 for both instances are identical to what has already been 
calculated 
  
Per00yC b i( ) Errors
1
2
erfc
b Q
i

2













 Per00yC b 0( ) 5.656 10
3

Q
i
q
I0 tpo  vi I0 tpo  
So noise

Errors
1
n 1
x 0
n 1
y
1
4
1
2






x

1
2

1
2






y

1
2
 Err x y( )







1
4
1
2






x

1
2

1
2






n
 1 Err x n( )










0
n 1
y
1
4
1
2






n
 1
1
2






y

1
2
 Err n y( )







1
4
1
2






n
 1
1
2






n
 1 Err n n( )

























Errors 0.104
Per0xSyS b i( ) Errors
1
2
erfc
b Q
i

2













 Per0xSyS b 0( ) 0.049
Per0 b i( ) Per00yC b i( ) Per0xSyS b i( ) Per0 b 0( ) 0.055
Peer b i( ) 2 Per0 b i( ) Peer b 0( ) 0.109
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False Alarm  
False 0 following a 1 at some time 
k = ODD combinations = k+1  
K = EVEN combinations = x-k+1 
 
Errors = (combs-1)/2 
 
 
 
 
 
0 yC 1 xC 0: x=1, k=1 condition is special - ISI from pulse 1 spilling into the slot 0 of C 
 
 
odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
k 1 1
2

even k( )
k
2
trunc
k
2






 0
Erreven x y k( )
x k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
t 2 1.99 8
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x=2..n, k=1 condition is special - ISI from pulse 1 spilling into the slot 0 of C 
 
 
 
 
 
x=2..n, k=2..x condition  
 
 
 
Q
i
q
vo0C1C0Tp0C1C0  vth
i

So noise

Errors
1
n 1
y
1
2






1 1
1
4

1
2






y 1
 Err 1 y 1( )







1
2






1 1
1
4

1
2






n
 Err 1 n 1( )
















Errors 0.016
Pfalse0in1C0 b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse0in1C0 b 0( ) 6.249 10
3

Errors
2
n 1
x 1
n 1
y
1
2






x 1
1
4

1
2






y 1
 Err x y 1( )







1
2






x 1
1
4

1
2






n
 Err x n 1( )

















1
n 1
y
1
2






n
1
4

1
2






y 1
 Err n y 1( )







1
2






n
1
4







1
2






n
 Err n n 1( )























Errors 0.016
Q
i
q
vth
i
vo1C0 Tp1C0 1 
So noise

Pfalse0in1xC0b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse0in1xC0b 0( ) 7.643 10
3

Errors
1
n 1
y 2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






y 1
 Err x y k( )








 2
n
k
1
2






n
1
4

1
2






y 1
 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






n
 Err x n k( )








 2
n
k
1
2






n
1
4

1
2






n
 Err n n k( )
























Errors 0.058
Q
i
q
vth
i
So noise

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False 1 following a 0 at some time 
k = ODD combinations = k+1  
K = EVEN combinations = y-k+1 
 
Errors = (combs-1)/2 in x+y+4 PCM bits 
 
 
 
 
 
 
 
Pfalse0post1 b i( ) Errors
1
2
 erfc
b Q
i

2







Pfalse0post1 b 0( ) 1.457 10
4

Pef0post1 b i( ) Pfalse0in1C0 b i( ) Pfalse0in1xC0 b i( ) Pfalse0post1 b i( )
Pef0post1 b 0( ) 0.014
odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
k 1 1
2

even k( )
k
2
trunc
k
2






 0
Erreven x y k( )
y k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
t 2 1.99 8
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0C1: y=1 - ISI from pulse 0 spilling into the slot 1 of the same frame, no violation  
occurs as due to central decision detection the pulse will be first detected in slot 0  
(as it is still present in slot 0) and decoder will stop once a pulse has been received  
thus no effect of the spilled pulse in slot 1  
However, y=1, k=1 condition is special - noise can cause a threshold crossing event in C 
 
 
 
 
 
0yC1: y=2..n - ISI from pulse 0 spilling into the slot 1 of the same frame will be detected the same way 
mentioned above thus no effect of the spilled pulse in slot 1  
However, y=2..n, k=1 condition is special - noise can cause a threshold crossing  
event in the first C immediately after 0 
 
 
 
 
 
Errors
1
n 1
x
1
2






x 1
1
4

1
2






1 1
 Err x 1 1( )







1
2






n
1
4

1
2






1 1
 Err n 1 1( )
















Errors 0.016
Q
i
q
vth
i
vo0C1 Tp0C1 1 
So noise

Pfalse1in0C1 b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse1in0C1 b 0( ) 3.775 10
3

Errors
1
n 1
x 2
n 1
y
1
2






x 1
1
4

1
2






y 1
 Err x y 1( )







1
2






x 1
1
4

1
2






n
 Err x n 1( )

















2
n 1
y
1
2






n
1
4

1
2






y 1
 Err n y 1( )







1
2






n
1
4







1
2






n
 Err n n 1( )























Errors 0.016
Q
i
q
vth
i
I0 3 tpo  
So noise

Pfalse1in0yC1 b i( ) Errors
1
2
erfc
b Q
i

2














Pfalse1in0yC1 b 0( ) 6.151 10
5

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y=2..n, k=2..x condition 
 
 
 
 
 
 
 
 
 
False 0 following a 0 at some time 
k = ODD combinations = x-k+1  
K = EVEN combinations = k+1 
 
Errors = (combs-1)/2 
 
 
 
 
 
Errors
2
n 1
y 2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






y 1
 Err x y k( )








 2
n
k
1
2






n
1
4

1
2






y 1
 Err n y k( )


















2
n 1
x 2
x
k
1
2






x 1
1
4

1
2






n
 Err x n k( )








 2
n
k
1
2






n
1
4

1
2






n
 Err n n k( )
























Errors 0.022
Q
i
q
vth
i
So noise

Pfalse1post0 b i( ) Errors
1
2
 erfc
b Q
i

2







Pfalse1post0 b 0( ) 5.603 10
5

Pef1post0 b i( ) Pfalse1in0C1 b i( ) Pfalse1in0yC1 b i( ) Pfalse1post0 b i( )
Pef1post0 b 0( ) 3.893 10
3

Pefdiff b i( ) Pef0post1 b i( ) Pef1post0 b i( )
Pefdiff b 0( ) 0.018
odd k( )
k
2
trunc
k
2






 0.5
Errodd x y k( )
x k 1 1
2

even k( )
k
2
trunc
k
2






 0
Erreven x y k( )
k 1 1
2

Err x y k( ) Erreven x y k( ) even k( ) Errodd x y k( ) odd k( )
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00 yC 1: y=1, k=1 - if there is false alarm of 0 in C slot following 0 (1xC001) then there  
will be zero errors as there's only one possible correct combination of the aforementioned 
 error which will be corrected by MLSD. 
1 xC 0 yC 1: if y=2..n then K>=2 thus this condition can be covered by the following  
condition of y=2..n, k=2..x  
y=2..n, k=2..x condition 
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False 1 following a 1 at some time 
k = ODD combinations = y-k+1  
K = EVEN combinations = k+1 
 
Errors = (combs-1)/2 in x+y+4 PCM bits 
 
 
 
 
 
 
 
1C0: x=1, k=1 - in this condition ISI from 1 pulse spilling into the C frame - this will be  
detected as a false 0 and will generate zero errors as there's only one possible correct  
combination of the aforementioned error which will be corrected by MLSD. 
If x=2..n then K>=2 thus this condition can be covered by the following condition  
of x=2..n, k=2..x  
x=2..n, k=2..x condition 
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 Set for 1 in 10^9 errors 
 Find the root to give 1 in 10^9 
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Appendix 2.4  
DuoPPM MLSD Mathcad Results 
Sensitivities of DuoPPM, DuoPPM with two guard slots (DuoPPMw2guradslots) for 
normalised fibre bandwidth (fn) between 0.46 to 100 given below. All simulations done for 1 
Gbps data rate. 
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Sensitivities of digital PPM (DPPM), optimised digital PPM (optDPPM), dicode PPM 
(Dicode) and Dicode PPM with two guard slots (Dicodew2guradslots) for normalised fibre 
bandwidth (fn) between 0.46 to 100 given below. All simulations done for 1 Gbps data rate. 
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Fig. A2 - 2.3: Sensitivity comparisons of DuoPPM and dicode PPM (Dicode) both with and 
without 2 guard slots at 1 Gbps data rate. 
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Photons/pulse count of DuoPPM, Dicode, digital PPM (DPPM) and optimised digital PPM 
(optDPPM) for normalised fibre bandwidth (fn) between 0.46 to 100 given below. All 
simulations done for 1 Gbps data rate. 
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Fig. A2 - 2.4: Comparisons of photons per pulse of DuoPPM and dicode PPM (Dicode) at 1 
Gbps data rate. 
Fig. A2 - 2.5: Comparisons of photons per pulse of DuoPPM, dicode PPM (Dicode) and digital 
PPM (DPPM) at 1 Gbps data rate. 
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Fig. A2 - 2.6: Comparisons of photons per pulse of DuoPPM, Dicode PPM (Dicode) and 
optimised digital PPM (optDPPM) at 1 Gbps data rate. 
 
 
 
 
 
 
 
 
 
 
 
 
0.1 1 10 100
0
1.4 10
4

2.8 10
4

4.2 10
4

DuoPPM
Dicode
optDPPM
Normalised Bandwidth, fn
P
h
o
to
n
s/
p
u
ls
e
  Appendix 3: VHDL Code Listing and Designs 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 282 
Appendix 3 
All VHDL codes and schematics for the DuoPPM system are provided in this section. 
Appendix 3.1: PRBS PCM Generator 
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Appendix 3.2: Implemented Coder Using Logic Gates 
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Appendix 3.3: SIPO Two-Bit for MLSD 
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Appendix 3.4: Error Detector and Corrector Module 
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Appendix 3.5: Load Data from MLSD Block 
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Appendix 3.6: SIPO Two-Bit for Decoder 
 
  Appendix 3: VHDL Code Listing and Designs 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 303 
 
  
  Appendix 3: VHDL Code Listing and Designs 
Kamrunnasim Mostafa, University of Huddersfield, November 2015 Page 304 
Appendix 3.7: DuoPPM to PCM Decoder 
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Appendix 3.7: PRBS PCM Regenerator from Received 
PCM for Bit Error Rate Test 
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Appendix 3.8: Schematic of the Complete DuoPPM System 
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Appendix 4 
 
Fig. A4 – 4.1: PCB layout of the Interface Card for the FPGA GPIO interface. 
 
 
Fig. A4 – 4.2: VCSEL driver circuit board PCB layout. 
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Fig. A4 – 4.3: Transimpedance preamplifier and limiting amplifier for the photodiode receiver 
PCB layout. 
 
Fig. A4 – 4.4: PCB layout of Current Mode Logic (CML) to LVTTL voltage translator for 
receiver and FPGA development board interface matching. 
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Appendix 5 
MLSD Theoretical Error Sequences. 
 
In order to implement the MLSD for DuoPPM, the MLSD algorithm for the possible errors 
were developed first. Using the devised algorithm, number of equivalent PCM errors in a given 
erroneous DuoPPM sequence can be calculated theoretically. Two key assumptions that have 
been made are: number of DuoPPM errors in any one data sequence is no more than 1 and 
maximum number of consecutive C (Change) symbols in any given sequence is 9. As it can be 
seen from the table in the following page, there is no need to devise equations for wrong-slot 
errors since all wrong-slot errors will be detected and corrected by the MLSD. It is also 
noticeable from the table that the erasure error of 1 and 0 in a sequence of same characteristics 
will result in same number of equivalent PCM errors. However, false alarm of same symbol (0 
in 0C1 and 1 in 1C0) and different symbol (0 in 1C0 and 1 in 0C1) will result in different 
numbers of equivalent PCM errors which have been shown in the table in the next page. In the 
table for false alarm sequences, two columns for ‘CODE’: number in first column is number 
of Cs in the first sequence and number in second column is number of Cs in the second 
sequence. ‘K’ is the position in the second sequence where error has been detected.  
 
After the table in the following page, all possible correct sequences have been tabulated 
considering the aforementioned assumptions. Errors are injected in all possible positions in 
each sequence and MLSD has been used to resolve the erroneous sequences. Equivalent PCM 
errors have been found which conforms to the algorithms developed, thus confirming the 
validity of the MLSD.       
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 Table. A5 -5.1: Devised equations to calculate equivalent PCM errors in all possible erroneous sequences.                                                                           
 
 
 
ALL ERRORS IN xC + yC + 4 PCM BITS
WRONG SLOTS PCM ERRORS
0 0
01 0 - double pulse
ERASURE
0 mod(x-y)/2
1 mod(x-y)/2
FALSE ALARM (combs-1)/2
DIFFERENT k ODD - combs=k+1
k EVEN - combs=y-k+1
SAME k ODD - combs=y-k+1
k EVEN - combs=k+1
CODE k F.A. DIFFERENT - 0 in 1C0 or 1 in 0C1
1 2 3 4 5 6 7 8 9
1 1 2 k ODD - combs=k+1
1 2 2 1 k EVEN - combs=y-k+1
1 3 2 2 4 ERRORS=(combs-1)/2 in usual
1 4 2 3 4 1
1 5 2 4 4 2 6
1 6 2 5 4 3 6 1
1 7 2 6 4 4 6 2 8
1 8 2 7 4 5 6 3 8 1
1 9 2 8 4 6 6 4 8 2 10
CODE k F.A. SAME - 0 in 0C1 or 1 in 1C0
1 2 3 4 5 6 7 8 9
1 1 1 k ODD - combs=y-k+1
1 2 2 3 k EVEN - combs=k+1
1 3 3 3 1 ERRORS=(combs-1)/2 in usual
1 4 4 3 2 5
1 5 5 3 3 5 1
1 6 6 3 4 5 2 7
1 7 7 3 5 5 3 7 1
1 8 8 3 6 5 4 7 2 9
1 9 9 3 7 5 5 7 3 9 1
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Wrong-slot of 1 back to 0 will always produce zero errors because it will consist two pulses in the same data frame 
which is not allowed for DuoPPM coding scheme and will be detected by the MLSD code. 
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Datasheets 
1.25Gbps 850nm VCSEL diode in ST receptacle with 
monitor PD 
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